论文信息 - A 100dB SNR 2.5MS/s output data rate /spl Delta//spl Sigma/ ADC

A 100dB SNR 2.5MS/s output data rate /spl Delta//spl Sigma/ ADC

A multi-bit cascaded 2-2-0 /spl Delta//spl Sigma/ modulator in 0.25/spl mu/m CMOS attains 100dB SNR in a 1MHz signal bandwidth. The complete A/D converter includes an on-chip operational amplifier for driving the large input capacitors dictated by kT/C noise, a reference buffer and a programmable decimation filter. The power consumption of the modulator including reference buffer is 475mW from a dual supply (2.5V and 5V).

[1] W. Sansen,et al. A 3.3 V 15-bit delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL-applications , 1999, Proceedings of the 24th European Solid-State Circuits Conference.

[2] S. Garverick,et al. A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities , 1991 .