Current Sensing Completion Detection in Single-Rail Asynchronous Systems

In this article, an alternative approach to detecting the computation completion of combinatorial blocks in asynchronous digital systems is presented. The proposed methodology is based on well-known phenomenon that occurs in digital systems fabricated in CMOS technology. Such logic circuits exhibit significantly higher current consumption during the signal transitions than in the idle state. Duration of these current peaks correlates very well with the actual computation time of the combinatorial block. Hence, this fact can be exploited for separation of the computation activity from static state. The paper presents fundamental background of addressed alternative completion detection and its implementation in single-rail encoded asynchronous systems, the proposed current sensing circuitry, achieved simulation results as well as the comparison to the state-of-the-art methods of completion detection. The presented method promises the enhancement of the performance of an asynchronous circuit, and under certain circumstances it also reduces the silicon area requirements of the completion detection block.

[1]  Kwen-Siong Chong,et al.  Synchronous-Logic and Globally-Asynchronous-Locally-Synchronous (GALS) Acoustic Digital Signal Processors , 2012, IEEE Journal of Solid-State Circuits.

[2]  B. Chappell.  The fine art of IC design , 1999 .

[3]  Kenneth S. Stevens,et al.  The Family of 4-phase Latch Protocols , 2008, 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems.

[4]  Olli Vainio,et al.  Design of a self-timed asynchronous parallel FIR filter using CSCD , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[5]  Alexandre M. Amory,et al.  Asynchronous Circuit Design & Test – A Tutorial , 2016 .

[6]  Feng Shi,et al.  Test generation for ultra-high-speed asynchronous pipelines , 2005, IEEE International Conference on Test, 2005..

[7]  Hua Wang,et al.  Reliability issues in deep deep sub-micron technologies: time-dependent variability and its impact on embedded system design , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).

[8]  Elena Gramatová,et al.  Deductive Fault Simulation Technique for Asynchronous Circuits , 2010, Comput. Informatics.

[9]  M. Raji,et al.  Assessment of nano-scale Muller C-elements under variability based on a new fault model , 2012, The 16th CSI International Symposium on Computer Architecture and Digital Systems (CADS 2012).

[10]  Eby G. Friedman,et al.  Clock distribution networks in synchronous digital integrated circuits , 2001, Proc. IEEE.

[11]  C. Andre T. Salama,et al.  A low-power CSCD asynchronous viterbi decoder for wireless applications , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[12]  Sachin S. Sapatnekar,et al.  Overcoming Variations in Nanometer-Scale Technologies , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[13]  Christoph Heer,et al.  Exploring pausible clocking based GALS design for 40-nm system integration , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Dominik Macko,et al.  VHDLVisualizer: HDL model visualization with simulation-based verification , 2012, 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[15]  Izzet Kale,et al.  Completion-Detection Techniques for Asynchronous Circuits (Special Issue on Asynchronous Circuit and System Design) , 1997 .

[16]  Stephen B. Furber,et al.  Built-in self-testing of micropipelines , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[17]  Steven M. Nowick,et al.  The Design of High-Performance Dynamic Asynchronous Pipelines: Lookahead Style , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  C. Sah,et al.  Theory of thermally stimulated charges in metal–oxide–semiconductor gate oxide , 1998 .

[19]  Luciano Lavagno,et al.  Logic Synthesis for Asynchronous Controllers and Interfaces , 2002 .

[20]  Katarina Jelemenska,et al.  Visualization of Verilog Digital Systems Models , 2013 .

[21]  Mark Horowitz,et al.  Self-timed logic using current-sensing completion detection (CSCD) , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[22]  Phillip E. Allen,et al.  A low-voltage, bulk-driven MOSFET current mirror for CMOS technology , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[23]  Olli Vainio,et al.  Current-sensing completion detection method for standard cell based digital system design , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[24]  Olli Vainio,et al.  Dynamically biased current sensor for current-sensing completion detection , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[25]  I. I. Shagurin,et al.  Physical approach to CMOS module self-timing , 1990 .

[26]  C. L. Connell,et al.  A novel single-rail variable encoded completion detection scheme for self-timed circuit design using ternary multiple valued logic , 2001, Proceedings of the IEEE 2nd Dallas CAS Workshop on Low Power/Low Voltage Mixed-Signal Circuits & Systems (DCAS-01) (Cat. No.01EX454).

[27]  H. Lampinen,et al.  Implementation of a self-timed asynchronous parallel FIR filter using CSCD , 2004, Proceedings Norchip Conference, 2004..

[28]  R. Rajsuman,et al.  Iddq testing for CMOS VLSI , 1994, Proceedings of the IEEE.

[29]  Marcel Baláz,et al.  Compressed Skewed-Load Delay Test Generation Based on Evolution and Deterministic Initialization of Populations , 2013, Comput. Informatics.

[30]  Atsushi Kurokawa,et al.  Challenge: variability characterization and modeling for 65- to 90-nm processes , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..