A 2.7 V image reject receiver for DECT

An image reject receiver IC for DECT with min. 27 dB power gain is presented. The effect of different realizations of phase shifter networks on the receiver performance is discussed in detail. It is shown that this kind of architecture gives a large gain in overall cost, because of the decrease of external components in the RF and IF path of the complete receiver.

[1]  Michiel Steyaert,et al.  A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology , 1995, IEEE J. Solid State Circuits.

[2]  V. Thomas,et al.  A 2.7 V 2.5 GHz bipolar chipset for digital wireless communication , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.