A Low Power Implementation Strategy for SOC

Low power consumption has become an extremely important design goal for system-on-chip(SOC). This paper analyzes the impact of power consumption on the digital chip and the composition of power consumption in the circuit, and then proposes a low-power implementation strategy for SOC system with embedded multi-core CPU. A master-slave control circuit is designed to reduce the static and dynamic power consumption of on-chip CPU and on-chip functional modules. Which not only improve the SOC chip on the functional modules and multi-core CPU switch flexibility, you can also reduce the total SOC system chip power consumption.

[1]  CapabilityyFarid N. NajmECE Towards a High-Level Power Estimation , 1996 .

[2]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .

[3]  Zhang Jinyi,et al.  A System-level Mixed DFT-TAM Structure For SoC Design , 2005, 2005 Conference on High Density Microsystem Design and Packaging and Component Failure Analysis.

[4]  K. Itoh A Historical Review of Low-Power, Low-Voltage Digital MOS Circuits Development , 2013, IEEE Solid-State Circuits Magazine.

[5]  S. Chen,et al.  Deep sub-micron ultra-low power CMOS device design and optimization , 2004, The Fourth International Workshop on Junction Technology, 2004. IWJT '04..

[6]  Frank Emnett,et al.  Power Reduction Through RTL Clock Gating , 2001 .