Multitasking in hardware-software codesign for reconfigurable computer

This paper presents a new approach for modeling hardware and software tasks in codesign system. The model has the advantage that the hardware tasks are structured in a way that is compatible with the software tasks. As a result, both hardware and software tasks can be managed in a uniform manner using a single task manager. A hardware/software partitioning and schedule algorithm is developed to automatically map the tasks to the codesign resources to minimize the processing time (makespan). The practicality of our approach is demonstrated with an implementation of dummy tasks for an existing reconfigurable computer, the UltraSONIC. The results show that our approach is promising for a real application.

[1]  Salim Hariri,et al.  Performance-Effective and Low-Complexity Task Scheduling for Heterogeneous Computing , 2002, IEEE Trans. Parallel Distributed Syst..

[2]  Wayne Luk,et al.  Video Image Processing with the Sonic Architecture , 2000, Computer.

[3]  Munenori Kai,et al.  Task scheduling algorithms based on heuristic search taking account of communication overhead , 1999, 1999 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM 1999). Conference Proceedings (Cat. No.99CH36368).

[4]  Laurent Freund,et al.  A Codesign Experiment in Acoustic Echo Cancellation: GMDFa , 1996, TODE.

[5]  Theerayod Wiangtong,et al.  Comparing Three Heuristic Search Methods for Functional Partitioning in Hardware–Software Codesign , 2002, Des. Autom. Embed. Syst..

[6]  S. D. Haynes,et al.  UltraSONIC: A Reconfigurable Architecture for Video Image Processing , 2002, FPL.