Abstraction-Guided Simulation Using Markov Analysis for Functional Verification

This paper presents a novel abstraction-guided simulation approach for functional verification. The results of Markov analysis of the abstract model of the design under verification are used as the guidance of simulation on the concrete design. The results of the Markov analysis can offer the information about how hard it is to reach each abstract state from the initial state, and how hard it is to reach certain target states from each abstract state. Such information is able to guide the simulation in two aspects: 1) in exploring abstract state space and 2) in exercising target state. Assuming a good abstract model, experimental results show that the simulation using Markov analysis as guidance is highly efficient in both aspects.

[1]  Tao Zhang,et al.  An abstraction-guided simulation approach using Markov models for microprocessor verification , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[2]  Michael S. Hsiao,et al.  An ant colony optimization technique for abstraction-guided state justification , 2009, 2009 International Test Conference.

[3]  Alan J. Hu,et al.  An Effective Guidance Strategy for Abstraction-Guided Simulation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[4]  Alan J. Hu,et al.  EverLost: A Flexible Platform for Industrial-Strength Abstraction-Guided Simulation , 2006, 2006 IEEE International High Level Design Validation and Test Workshop.

[5]  Peng Li,et al.  Simulation-Assisted Formal Verification of Nonlinear Mixed-Signal Circuits With Bayesian Inference Guidance , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Edmund M. Clarke,et al.  Reconsidering Cegar: learning good abstractions without refinement , 2005, 2005 International Conference on Computer Design.

[7]  Shobha Vasudevan,et al.  A Technique for Test Coverage Closure Using GoldMine , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Alan J. Hu.  Distance-Guided Hybrid Verification with GUIDO , 2006, 2006 IEEE International High Level Design Validation and Test Workshop.

[9]  Jiang Long,et al.  Smart simulation using collaborative formal and simulation engines , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[10]  Enrico Macii,et al.  Markovian analysis of large finite state machines , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Ying Zhang,et al.  Automatic Test Program Generation Using Executing-Trace-Based Constraint Extraction for Embedded Processors , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Fabio Somenzi,et al.  Using Abstraction to Guide the Search for Long Error Traces , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Eli Upfal,et al.  Probability and Computing: Randomized Algorithms and Probabilistic Analysis , 2005 .

[14]  Russ Bubley,et al.  Randomized algorithms , 2018, CSUR.

[15]  David L. Dill,et al.  Validation with guided search of the state space , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[16]  Avner Landver,et al.  Coverage-Directed Test Generation Using Symbolic Techniques , 1996, FMCAD.

[17]  Fabio Somenzi,et al.  Guiding simulation with increasingly refined abstract traces , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[18]  Michael S. Hsiao,et al.  Efficient Design Validation Based on Cultural Algorithms , 2008, 2008 Design, Automation and Test in Europe.

[19]  Kenneth L. McMillan,et al.  Automatic Abstraction without Counterexamples , 2003, TACAS.

[20]  Jacob A. Abraham,et al.  Abstraction Techniques for Validation Coverage Analysis and Test Generation , 1998, IEEE Trans. Computers.

[21]  Edmund M. Clarke,et al.  Counterexample-guided abstraction refinement , 2003, 10th International Symposium on Temporal Representation and Reasoning, 2003 and Fourth International Conference on Temporal Logic. Proceedings..

[22]  Adnan Aziz,et al.  Automatic lighthouse generation for directed state space search , 2000, DATE '00.

[23]  Helmut Veith,et al.  Automated Abstraction Refinement for Model Checking Large State Spaces Using SAT Based Conflict Analysis , 2002, FMCAD.

[24]  Mark Horowitz,et al.  Architecture validation for processors , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.