5-GHz 32-bit Integer Execution Core in 130-nm Dual-VT CMOS
暂无分享,去创建一个
Mircea R. Stan | Sriram R. Vangal | Vasantha Erraguntla | Nitin Borkar | Erik Seligman | Shekhar Borkar | Siva G. Narendra | Krishnamurthy Soumyanath | Ram Krishnamurthy | James W. Tschanz | Sanu K. Mathew | Mark A. Anders | Dinesh Somasekhar | V. Govindarajulu | G. Dermer | V. Veeramachaneni | H. Wilson | Amaresh Pangal | Yibin Ye | B. Bloechel
[1] R. Krishnamurthy,et al. A 6.5 GHz 130 nm single-ended dynamic ALU and instruction-scheduler loop , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[2] S. Narendra,et al. 1.1 V 1 GHz communications router with on-chip body bias in 150 nm CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[3] S. Narendra,et al. Comparative delay, noise and energy of high-performance domino adders with stack node preconditioning (SNP) , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).
[4] James Tschanz,et al. Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors , 2001, ISLPED '01.
[5] M. Hussein,et al. A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).