Comparative performance evaluation of latency and link dynamic power consumption modelling algorithms in wormhole switching networks on chip
暂无分享,去创建一个
[1] Vincenzo Catania,et al. Data Encoding Schemes in Networks on Chip , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Mohammad Hosseinabady,et al. SystemC Architectural Transaction Level Modelling for Large NoCs , 2010, FDL.
[3] Ran Ginosar,et al. QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..
[4] Krishnan Srinivasan,et al. Linear programming based techniques for synthesis of network-on-chip architectures , 2006, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..
[5] Leandro Soares Indrusiak,et al. Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration , 2011, 2011 Design, Automation & Test in Europe.
[6] Frank Ghenassia. Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems , 2010 .
[7] D. Gajski,et al. Transaction Level Modeling in System Level Design , 2003 .
[8] Leandro Soares Indrusiak,et al. Fast transaction-level dynamic power consumption modelling in priority preemptive wormhole switching networks on chip , 2013, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS).
[9] Leandro Soares Indrusiak,et al. Exploring NoC-Based MPSoC Design Space with Power Estimation Models , 2011, IEEE Design & Test of Computers.
[10] Joe Celko. Data Encoding Schemes , 2010 .
[11] Fernando Gehm Moraes,et al. Virtual Channels in Networks on Chip: Implementation and Evaluation on Hermes NoC , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.
[12] Natalie D. Enright Jerger,et al. Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[13] Gunar Schirner,et al. Quantitative analysis of the speed/accuracy trade-off in transaction level modeling , 2008, TECS.
[14] Leandro Soares Indrusiak,et al. Fast Simulation of Networks-on-Chip with Priority-Preemptive Arbitration , 2015, ACM Trans. Design Autom. Electr. Syst..
[15] Karam S. Chatha,et al. A power and performance model for network-on-chip architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[16] Fernando Gehm Moraes,et al. HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..
[17] James D. Meindl,et al. Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks , 2000 .
[18] Leandro Soares Indrusiak,et al. A simplified executable model to evaluate latency and throughput of networks-on-chip , 2008, SBCCI '08.
[19] Krishnan Srinivasan,et al. Layout aware design of mesh based NoC architectures , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).
[20] Alan Burns,et al. Schedulability Analysis for Real Time On-Chip Communication with Wormhole Switching , 2010, Int. J. Embed. Real Time Commun. Syst..
[21] Daniel Gajski,et al. Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).
[22] Cristina Silvano,et al. Power estimation for architectural exploration of HW/SW communication on system-level buses , 1999, CODES '99.
[23] Leandro Soares Indrusiak,et al. Dynamic task remapping for power and latency performance improvement in priority-based non-preemptive Networks On Chip , 2013, 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).
[24] Martin Radetzki,et al. A SystemC TLM2 model of communication in wormhole switched Networks-On-Chip , 2009, 2009 Forum on Specification & Design Languages (FDL).
[25] Alain Greiner,et al. An Efficient TLM/T Modeling and Simulation Environment Based on Conservative Parallel Discrete Event Principles , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[26] Henk Corporaal,et al. Fast and accurate protocol specific bus modeling using TLM 2.0 , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[27] Wei Zhang,et al. A NoC Traffic Suite Based on Real Applications , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.
[28] Leandro Soares Indrusiak,et al. Fine-Grained Link Locking Within Power and Latency Transaction Level Modelling in Wormhole Switching Non-Preemptive Networks On Chip , 2014, PARMA-DITAM '14.
[29] H. T. Kung,et al. Credit-Based Flow Control for ATM Networks , 1994, SIGCOMM 1994.
[30] Martin Radetzki,et al. Scalable parallel simulation of networks on chip , 2013, 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS).
[31] Gunar Schirner,et al. Result-Oriented Modeling—A Novel Technique for Fast and Accurate TLM , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[32] Leandro Soares Indrusiak,et al. Inserting Data Encoding Techniques into NoC-Based Systems , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).