Silicon-On-Nothing (SON) applications for Low Power technologies

The power consumption and the matching will be the principal issues at the 32 nm node and below. In this context, Ultra-Thin Body devices are extensively studied for the end-of-roadmap CMOS. In this paper we present the SON technology, leading to the simple fabrication of sustained mono-Si nano-membranes over an empty tunnel, and discuss on the application of this process to build-up electronic devices. This technology opens a wide range of applications, in particular for the realization of localized single-gate fully depleted transistors on bulk substrates and of double-gate planar devices, co-integrable with conventional bulk devices.

[1]  M. Jurczak,et al.  Silicon-on-Nothing (SON)-an innovative process for advanced CMOS , 2000 .

[2]  T. Skotnicki,et al.  Requirements for ultra-thin-film devices and new materials on CMOS roadmap , 2003, 2003 IEEE International Conference on SOI.

[3]  M.-P. Samson,et al.  SON (silicon-on-nothing) technological CMOS platform: highly performant devices and SRAM cells , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[4]  Christian Arvet,et al.  Control of Selectivity between SiGe and Si in Isotropic Etching Processes , 2004 .

[5]  Christian Arvet,et al.  Isotropic etching of SiGe alloys with high selectivity to similar materials , 2004 .

[6]  Stephane Monfray,et al.  45nm Conventional Bulk and "Bulk+" Architectures for Low-Cost GP/LP Applications , 2005 .

[7]  Nicolas Loubet,et al.  A Novel Self Aligned Design Adapted Gate All Around (SADAGAA) MOSFET including two stacked Channels : A High Co-Integration Potential , 2006 .

[8]  T. Skotnicki,et al.  Impact of Layout, Interconnects and Variability on CMOS Technology Roadmap , 2007, 2007 IEEE Symposium on VLSI Technology.

[9]  T. Ernst,et al.  Localized SOI technology: an innovative Low Cost self-aligned process for Ultra Thin Si-film on thin BOX integration for Low Power applications , 2007, 2007 IEEE International Electron Devices Meeting.

[10]  G. Ghibaudo,et al.  Planar Bulk+ technology using TiN/Hf-based gate stack for low power applications , 2008, 2008 Symposium on VLSI Technology.

[11]  T. Skotnicki,et al.  High-Performance High-$K$/Metal Planar Self-Aligned Gate-All-Around CMOS Devices , 2008, IEEE Transactions on Nanotechnology.

[12]  Nicolas Loubet,et al.  Selective etching of Si1 − xGex versus Si with gaseous HCl for the formation of advanced CMOS devices , 2008 .

[13]  T. Skotnicki,et al.  Innovative Materials, Devices, and CMOS Technologies for Low-Power Mobile Multimedia , 2008, IEEE Transactions on Electron Devices.