A Novel Slice-Based High-Performance ALU Design Using Prospective Single Electron Transistor
暂无分享,去创建一个
[1] S. Mahapatra,et al. Analytical modeling of single electron transistor for hybrid CMOS-SET analog IC design , 2004, IEEE Transactions on Electron Devices.
[2] A High Speed Parallel Binary Arithmetic Unit for Demonstration , 1968 .
[3] D. Drouin,et al. Simulation and Design Methodology for Hybrid SET-CMOS Integrated Logic at 22-nm Room-Temperature Operation , 2012, IEEE Transactions on Electron Devices.
[4] Konstantin K. Likharev,et al. Single-electron devices and their applications , 1999, Proc. IEEE.
[5] Mohsen Sheikholeslami,et al. Time dependent conduction heat transfer during solidification in a storage system using nanoparticles , 2018, Microsystem Technologies.
[6] Rutu Parekh,et al. Novel Subthreshold Modelling of Advanced On-Chip Graphene Interconnect Using Numerical Method Analysis , 2018 .
[7] H. B. Dave. Arithmetic Unit for a Small Digital Computer , 1971 .
[8] D. Drouin,et al. A Nanodamascene Process for Advanced Single-Electron Transistor Fabrication , 2008, IEEE Transactions on Nanotechnology.
[9] Yasuo Takahashi,et al. Si complementary single-electron inverter with voltage gain , 2000 .
[10] Rutu Parekh,et al. SET logic driving capability and its enhancement in 3-D integrated SET-CMOS circuit , 2014, Microelectron. J..
[11] Wolfgang Krautschneider,et al. Scaling down and reliability problems of gigabit CMOS circuits , 1997 .
[12] Ignacio Algredo-Badillo,et al. Reconfigurable arithmetic logic unit designed with threshold logic gates , 2019, IET Circuits Devices Syst..