Integrated Formal Analysis of Timed-Triggered Ethernet

We present new results related to the verification of the Timed-Triggered Ethernet (TTE) clock synchronization protocol. This work extends previous verification of TTE based on model checking. We identify a suboptimal design choice in a compression function used in clock synchronization, and propose an improvement. We compare the original design and the improved definition using the SAL model checker.

[1]  Bruno Dutertre,et al.  Timed Systems in SAL , 2004 .

[2]  P. M. Melliar-Smith,et al.  Synchronizing clocks in the presence of faults , 1985, JACM.

[3]  Nancy A. Lynch,et al.  A new fault-tolerant algorithm for clock synchronization , 1984, PODC '84.

[4]  Wilfredo Torres-Pomales,et al.  Robus-2: A Fault-Tolerant Broadcast Communication System , 2013 .

[5]  A. Ademaj,et al.  Time-Triggered Ethernet and IEEE 1588 Clock Synchronization , 2007, 2007 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication.

[6]  Fred B. Schneider,et al.  Understanding Protocols for Byzantine Clock Synchronization , 1987 .

[7]  Wilfried Steiner,et al.  An Evaluation of SMT-Based Schedule Synthesis for Time-Triggered Multi-hop Networks , 2010, 2010 31st IEEE Real-Time Systems Symposium.

[8]  Bruno Dutertre,et al.  Automated Formal Verification of the TTEthernet Synchronization Quality , 2011, NASA Formal Methods.

[9]  John Rushby,et al.  Formal Verification of the Interactive Convergence Clock Synchronization Algorithm using EHDM , 1989 .

[10]  Geoffrey M. Brown.  Verification of a Data Synchronization Circuit For All Time , 2006, Sixth International Conference on Application of Concurrency to System Design (ACSD'06).

[11]  Brendan Hall,et al.  Model-Driven Test Generation of Distributed Systems , 2012 .

[12]  Lee Pike,et al.  Easy Parameterized Verification of Biphase Mark and 8N1 Protocols , 2006, TACAS.

[13]  Michael Paulitsch,et al.  TTEthernet Dataflow Concept , 2009, 2009 Eighth IEEE International Symposium on Network Computing and Applications.

[14]  Bruno Dutertre,et al.  Modeling and Verification of a Fault-Tolerant Real-Time Startup Protocol Using Calendar Automata , 2004, FORMATS/FTRTFT.

[15]  S Miner Paul,et al.  Verification of Fault-Tolerant Clock Synchronization Systems , 2003 .

[16]  Alfons Geser,et al.  Abstractions for Fault-Tolerant Distributed System Verification , 2004, TPHOLs.

[17]  Bruno Dutertre,et al.  SMT-Based Formal Verification of a TTEthernet Synchronization Function , 2010, FMICS.

[18]  Natarajan Shankar.  Mechanical Verification of a Schematic Byzantine Clock Synchronization Algorithm , 1991 .

[19]  Damián Barsotti,et al.  Verification of clock synchronization algorithms: experiments on a combination of deductive tools , 2007, Formal Aspects of Computing.