Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip

The ability to (re)schedule a task either in hardware or software will be an important asset in a reconfigurable systems-on-chip. To support this feature we have developed an infrastructure that, combined with a suitable design environment permits the implementation and management of hardware/software relocatable tasks. This paper presents the general scope of our research, and details the communication scheme, the design environment and the hardware/software context switching issues. The infrastructure proved its feasibility by allowing us to design a relocatable video decoder. When implemented on an embedded platform, the decoder performs at 23 frames/s (320/spl times/240 pixels, 16 bits per pixel) in reconfigurable hardware and 6 frames/s in software.

[1]  Reinhard Männer,et al.  Preemptive multitasking on FPGAs , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[2]  Delon Levi,et al.  JBits: Java based interface for reconfigurable computing , 1999 .

[3]  Oliver Diessel,et al.  Opportunities for Operating Systems Research in Recon gurable Computing , 1999 .

[4]  Tughrul Arslan,et al.  Proceedings Design, Automation and Test in Europe Conference and Exhibition , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[5]  Rudy Lauwereins,et al.  Enabling hardware-software multitasking on a reconfigurable computing platform for networked portable multimedia appliances , 2002 .

[6]  Hugo De Man,et al.  Power-efficient flexible processor architecture for embedded applications , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Hugo De Man,et al.  Flexible hardware acceleration for multimedia oriented microprocessors , 2000, MICRO 33.

[8]  David J. Lilja.  Partitioning tasks between a pair of interconnected heterogeneous processors: A case study , 1995, Concurr. Pract. Exp..

[9]  Reinhard Männer,et al.  Multitasking on FPGA Coprocessors , 2000, FPL.

[10]  Herbert Walder.  Non-preemptive Multitasking on FPGAs: Task Placement and Footprint Transform , 2002 .

[11]  Patrick Schaumont,et al.  Hardware/software partitioning of embedded system in OCAPI-xl , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).

[12]  David A. Kearney,et al.  The management of applications for reconfigurable computing using an operating system , 2002 .

[13]  Mark de Wit,et al.  A dynamic reconfiguration run-time system , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[14]  H. De Man,et al.  Flexible hardware acceleration for multimedia oriented microprocessors , 2000, Proceedings 33rd Annual IEEE/ACM International Symposium on Microarchitecture. MICRO-33 2000.

[15]  Rudy Lauwereins,et al.  Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs , 2002, FPL.