A Spread Spectrum Clock Generator for DisplayPort 1.2 with a Hershey-Kiss Modulation Profile

This paper describes a spread spectrum clock generator (SSCG) circuit for DisplayPort 1.2 standard. A Hershey-Kiss modulation profile is generated by dual sigma-delta modulators. The structure generates various modulation slopes to shape a non-linear modulation profile. The proposed SSCC for DisplayPort 1.2 generates clock signals with 5000 ppm down spreading with a Hershey-Kiss modulation profile at three different clock frequencies, 540㎒, 270㎒ AND 162㎒. The measured peak power reduction is about 15.6 ㏈ at 540 ㎒ with the chip fabrciated using a 0.13 ㎛ CMOS technology.

[1]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz lock range for microprocessors , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  Keith Bryan Hardin,et al.  Spread spectrum clock generation for the reduction of radiated emissions , 1994, Proceedings of IEEE Symposium on Electromagnetic Compatibility.

[3]  John G. Maneatis.  PLL Based on Self-Biased Techniques , 1996 .

[4]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5]  Takashi Ishibashi,et al.  3 Gbps, 5000 ppm spread spectrum SerDes PHY with frequency tracking phase interpolator for serial ATA , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[6]  K. Hardin,et al.  Investigation into the interference potential of spread-spectrum clock generation to broadband digital communications , 2003 .

[7]  D. Jeong,et al.  A spread spectrum clock generation PLL with dual-tone modulation profile , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[8]  M. Kokubo,et al.  Spread-spectrum clock generator for serial ATA using fractional PLL controlled by /spl Delta//spl Sigma/ modulator with level shifter , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[9]  Chauchin Su,et al.  A spread spectrum clock generator for SATA-II , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[10]  D. Jeong,et al.  A low-jitter 5000ppm spread spectrum clock generator for multi-channel SATA transceiver in 0.18/spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[11]  Masaru Kokubo,et al.  Spread-Spectrum Clock Generator for Serial ATA with Multi-Bit Sigma-Delta Modulator-Controlled Fractional PLL , 2006, IEICE Trans. Electron..

[12]  Shen-Iuan Liu,et al.  A Low-Jitter Spread Spectrum Clock Generator Using FDMP , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Chulwoo Kim,et al.  A 1.5 GHz spread spectrum clock generator with a 5000ppm piecewise linear modulation , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[14]  K.J. Wang,et al.  Spurious Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4 GHz Fractional-N PLL , 2008, IEEE Journal of Solid-State Circuits.

[15]  Ian Galton,et al.  Spurious -Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[16]  Changsik Yoo,et al.  Spread spectrum clock generation for reduced electro-magnetic interference in consumer electronics devices , 2010, IEEE Transactions on Consumer Electronics.

[17]  Davide De Caro,et al.  A 1.27 GHz, All-Digital Spread Spectrum Clock Generator/Synthesizer in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[18]  Hyung-Min Park,et al.  SSCG with Hershey-Kiss modulation profile using Dual Sigma-Delta modulators , 2010, IEICE Electron. Express.

[19]  Riccardo Rovatti,et al.  A 3-GHz Serial ATA Spread-Spectrum Clock Generator Employing a Chaotic PAM Modulation , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Chulwoo Kim,et al.  A 0.076mm2 3.5GHz spread-spectrum clock generator with memoryless Newton-Raphson modulation profile in 0.13μm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[21]  Y. Yu.  Full-Range Analytic Drain Current Model for Depletion-Mode Long-Channel Surrounding-Gate Nanowire Field-Effect Transistor , 2013 .

[22]  Soo Hyun Lee,et al.  A Wireless Intraocular Pressure Sensor with Variable Inductance Using a Ferrite Material , 2013 .