Test Set Embedding Based on Phase Shifters

In this paper we present a new method for designing test pattern generators (TPG) for the embedding of precomputed test sets. The proposed TPG is based on the use of an LFSR and phase shifters and produces the exact test set. The proposed TPG compares favorably, with respect to test application time and/or hardware overhead, to the already known approaches.

[1]  Jeffrey K. Hollingsworth,et al.  Instrumentation and Measurement , 1998, 2022 International Symposium on Electronics and Telecommunications (ISETC).

[2]  Paul H. Bardell,et al.  Design considerations for Parallel pseudoRandom Pattern Generators , 1990, J. Electron. Test..

[3]  Nur A. Touba,et al.  Synthesis of mapping logic for generating transformed pseudo-random patterns for BIST , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[4]  Rohit Kapur,et al.  Design of an efficient weighted random pattern generation system , 1994, Proceedings., International Test Conference.

[5]  Janak H. Patel,et al.  Design of Test Pattern Generators for Built-In Test , 1984, ITC.

[6]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[7]  Krishnendu Chakrabarty,et al.  On Using Twisted-Ring Counters for Test Set Embedding in BIST , 2001, J. Electron. Test..

[8]  Spyros Tragoudas,et al.  On the Use of Counters for Reproducing Deterministic Test Sets , 1996, IEEE Trans. Computers.

[9]  Sunil R. Das,et al.  Test-set embedding based on width compression for mixed-mode BIST , 2000, IEEE Trans. Instrum. Meas..

[10]  H. Wunderlich,et al.  Bit-flipping BIST , 1996, ICCAD 1996.

[11]  Hans-Joachim Wunderlich,et al.  Deterministic pattern generation for weighted random pattern testing , 1996, Proceedings ED&TC European Design and Test Conference.

[12]  S. Hellebrand,et al.  Pattern generation for a deterministic BIST scheme , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[13]  Christian Landrault,et al.  BIST linear generator based on complemented outputs , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[14]  Emmanouil Kalligeros,et al.  On-the-Fly Reseeding: A New Reseeding Technique for Test-Per-Clock BIST , 2002, J. Electron. Test..

[15]  Janusz Rajski,et al.  Automated synthesis of phase shifters for built-in self-testapplications , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Sy-Yen Kuo,et al.  Gauss-elimination-based generation of multiple seed-polynomial pairs for LFSR , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Spyros Tragoudas,et al.  On the design of optimal counter-based schemes for test set embedding , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Clay S. Gloster,et al.  Built-in self-test with weighted random pattern hardware , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[19]  Krishnendu Chakrabarty,et al.  Built-in test pattern generation for high-performance circuits using twisted-ring counters , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).