Exploiting Varying Resource Requirements in Wavelet-based Applications in Dynamic Execution Environments

In the context of future dynamic applications, systems will exhibit unpredictably varying platform resource requirements. To deal with this, they will not only need to be programmable in terms of instruction set processors, but also at least partial reconfigurability will be required. In this context, it is important for applications to optimally exploit the memory hierarchy under varying memory availability. This article presents a mapping strategy for wavelet-based applications: depending on the encountered conditions, it switches to different memory optimized instantations or localizations, permitting up to 51% energy gains in memory accesses. Systematic and parameterized mapping guidelines indicate which localization should be selected when, for varying algorithmic wavelet parameters. The results have been formalized and generalized to be applicable to more general wavelet-based applications.

[1]  Iraj Sodagar,et al.  Scalable wavelet coding for synthetic/natural hybrid images , 1999, IEEE Trans. Circuits Syst. Video Technol..

[2]  Rudy Lauwereins,et al.  Software-Controlled Scratchpad Mapping Strategies for Wavelet-Based Applications , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[3]  Hugo De Man,et al.  Cache conscious data layout organization for embedded multimedia applications , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[4]  Joan L. Mitchell,et al.  JPEG: Still Image Data Compression Standard , 1992 .

[5]  John W. Woods,et al.  Subband Image Coding , 1990 .

[6]  Jens-Rainer Ohm,et al.  Three-dimensional subband coding with motion compensation , 1994, IEEE Trans. Image Process..

[7]  Mahmut T. Kandemir,et al.  Energy-driven integrated hardware-software optimizations using SimplePower , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[8]  Wim Sweldens,et al.  Lifting scheme: a new philosophy in biorthogonal wavelet constructions , 1995, Optics + Photonics.

[9]  A. Sekey.  Multimedia self-study courses in DSP and speech processing , 1992 .

[10]  Hugo De Man,et al.  Memory hierarchy layer assignment for data re-use exploitation in multimedia algorithms realized on predefined processor architectures , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[11]  Alan Jay Smith,et al.  Efficient (stack) algorithms for analysis of write-back and sector memories , 1989, TOCS.

[12]  Andreas Uhl,et al.  Cache issues with JPEG2000 wavelet lifting , 2002, IS&T/SPIE Electronic Imaging.

[13]  Hugo De Man,et al.  Global interconnect trade-off for technology over memory modules to application level: case study , 2003, SLIP '03.

[14]  K. U. Leuven-ESAT,et al.  SDRAM-Energy-Aware Memory Allocation for Dynamic Multi-Media Applications on Multi-Processor Platforms , 2003 .

[15]  Erik Brockmeyer,et al.  Data Access and Storage Management for Embedded Programmable Processors , 2002, Springer US.

[16]  David A. Patterson,et al.  Computer architecture (2nd ed.): a quantitative approach , 1996 .

[17]  Rudy Lauwereins,et al.  Data reuse exploration techniques for loop-dominated applications , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[18]  Gauthier Lafruit,et al.  Optimal memory organization for scalable texture codecs in MPEG-4 , 1999, IEEE Trans. Circuits Syst. Video Technol..

[19]  Henk Corporaal,et al.  Global memory optimisation for embedded systems allowed by code duplication , 2005, SCOPES '05.

[20]  L. Benini,et al.  SDRAM-Energy-Aware Memory Allocation for Dynamic Multi-Media Applications on Multi-Processor Platforms , 2003, Embedded Software for SoC.

[21]  Francisco Tirado,et al.  Vectorization of the 2D wavelet lifting transform using SIMD extensions , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[22]  John W. Woods,et al.  . A resolution and frame-rate scalable subband/wavelet video coder , 2001, IEEE Trans. Circuits Syst. Video Technol..

[23]  Touradj Ebrahimi,et al.  The JPEG 2000 still image compression standard , 2001, IEEE Signal Process. Mag..

[24]  José González,et al.  Reducing 3D Fast Wavelet Transform Execution Time Using Blocking and the Streaming SIMD Extensions , 2005, J. VLSI Signal Process..

[25]  K. Ghose,et al.  Analytical energy dissipation models for low power caches , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[26]  Antonio Ortega,et al.  Line based reduced memory, wavelet image compression , 1998, Proceedings DCC '98 Data Compression Conference (Cat. No.98TB100225).

[27]  Jelena Kovacevic,et al.  Wavelets and Subband Coding , 2013, Prentice Hall Signal Processing Series.

[28]  Peter Marwedel,et al.  Assigning program and data objects to scratchpad for energy reduction , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[29]  J. Cornelis,et al.  Bottom-up motion compensated prediction in wavelet domain for spatially scalable video coding , 2002 .

[30]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[31]  Peter Schelkens,et al.  Scalable video coding based on motion-compensated temporal filtering: complexity and functionality analysis , 2004, 2004 International Conference on Image Processing, 2004. ICIP '04..

[32]  Alan Jay Smith,et al.  Aspects of cache memory and instruction buffer performance , 1987 .

[33]  Francky Catthoor,et al.  Custom Memory Management Methodology , 1998, Springer US.

[34]  Rudy Lauwereins,et al.  Instruction buffering exploration for low energy embedded processors , 2005, J. Embed. Comput..

[35]  Kristof Beyls,et al.  Reuse Distance-Based Cache Hint Selection , 2002, Euro-Par.

[36]  Stéphane Mallat,et al.  A Theory for Multiresolution Signal Decomposition: The Wavelet Representation , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[37]  M.A. Horowitz,et al.  Speed and power scaling of SRAM's , 2000, IEEE Journal of Solid-State Circuits.