Thorough testing of any multiport memory with linear tests

The quality of tests, in terms of fault coverage and test length, is strongly dependent on the used fault models. This paper presents realistic fault models for multiport memories with p ports, based on defect injection and SPICE simulation. The results show that the fault models for p-port memories consist of p classes: single-port faults, two-port faults, ..., p-port faults. In addition, the paper discusses the test procedure for such memories; it shows that the time complexity of the required tests is not exponential proportionally with p, as published by different authors, but it is linear, irrespective of the number of ports of which the multiport memory consists.

[1]  Said Hamdioui,et al.  An experimental analysis of spot defects in SRAMs: realistic fault models and tests , 2000, Proceedings of the Ninth Asian Test Symposium.

[2]  Frans P. M. Beenker,et al.  A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Said Hamdioui,et al.  Consequences of port restrictions on testing two-port memories , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[4]  Michael Nicolaidis,et al.  Testing complex couplings in multiport memories , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[5]  B. Nadeau-Dostie,et al.  A 5 Gb/s 9-port application specific SRAM with built-in self test , 1995, Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing.

[6]  Said Hamdioui,et al.  Testing multi-port memories: Theory and practice , 2001 .

[7]  Georgi Gaydadjiev,et al.  March LR: a test for realistic linked faults , 1996, Proceedings of 14th VLSI Test Symposium.

[8]  Said Hamdioui,et al.  Fault models and tests for two-port memories , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[9]  Sanjay Gupta,et al.  Built-in self-test for multi-port RAMs , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[10]  Magdy S. Abadir,et al.  Functional Testing of Semiconductor Random Access Memories , 1983, CSUR.

[11]  Benoit Nadeau-Dostie,et al.  Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.

[12]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[13]  T. Matsumura.  An efficient test method for embedded multi-port RAM with BIST circuitry , 1995, Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing.

[14]  Manuel J. Raposa.  Dual port static RAM testing , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[15]  Said Hamdioui,et al.  March tests for realistic faults in two-port memories , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[16]  Atsushi Fujiwara,et al.  A new testing acceleration chip for low-cost memory tests , 1993, IEEE Design & Test of Computers.

[17]  Fabrizio Lombardi,et al.  Detection of inter-port faults in multi-port static RAMs , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[18]  Said Hamdioui,et al.  Port interference faults in two-port memories , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).