Vertical Stack Thermal Characterization of Heterogeneous Integration and Packages

This paper presents thermal measurement data of GaN HEMT on CMOS heterogeneous integration (HI) using a Diverse Accessible Heterogeneous Integration (DAHI) process. Thermal T3ster measurements, a product and service available from Mentor are presented. The method uses thermal transients to characterize the vertical thermal path stack including the package. Here the thermal dominance of the thermal interface at the die attachment is apparent. The T3ster measurements are contrasted with in-channel micro-Raman thermal measurements along with simulated results.

[1]  Paul D. Franzon,et al.  Thermal simulation of heterogeneous GaN/ InP/silicon 3DIC stacks , 2015, 2015 International 3D Systems Integration Conference (3DIC).

[2]  Eric J. Wyers,et al.  Thermal raman and IR measurement of heterogeneous integration stacks , 2016, 2016 15th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm).

[3]  Paul D. Franzon,et al.  Thermal effects of heterogeneous interconnects on InP / GaN / Si diverse integrated circuits , 2014, 2014 International 3D Systems Integration Conference (3DIC).

[4]  Paul D. Franzon,et al.  Characterization of the mechanical stress impact on device electrical performance in the CMOS and III–V HEMT/HBT heterogeneous integration environment , 2015, 2015 International 3D Systems Integration Conference (3DIC).