FC-Min: a fast multi-output Boolean minimizer
暂无分享,去创建一个
[1] S. Yang,et al. Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .
[2] Olivier Coudert,et al. Doing two-level logic minimization 100 times faster , 1995, SODA '95.
[3] Fabio Somenzi,et al. Logic synthesis and verification algorithms , 1996 .
[4] Nur A. Touba,et al. Transformed pseudo-random patterns for BIST , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[5] Petr Fiser,et al. Column-Matching Based BIST Design Method , 2002 .
[6] Dhiraj K. Pradhan,et al. A novel pattern generator for near-perfect fault-coverage , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[7] Nripendra N. Biswas,et al. Minimization of Boolean Functions , 1971, IEEE Transactions on Computers.
[8] Jan Hlavicka,et al. BOOM-a heuristic Boolean minimizer , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).
[9] Daniel L. Ostapko,et al. MINI: A Heuristic Approach for Logic Minimization , 1974, IBM J. Res. Dev..
[10] Alberto L. Sangiovanni-Vincentelli,et al. Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Willard Van Orman Quine,et al. The Problem of Simplifying Truth Functions , 1952 .
[12] Robert K. Brayton,et al. ESPRESSO-SIGNATURE: A New Exact Minimizer for Logic Functions , 1993, 30th ACM/IEEE Design Automation Conference.