Design and characterisation of a high precision resistor ladder test structure

A new subsite stepped multiresistor test structure is introduced. This test structure is used for studying and improving small resistance mismatch patterns in resistor ladders for high-resolution analog-to-digital converter applications. By utilizing wafer prober subsite movements and contact pad cross connections in the test structures, in combination with a Kelvin measurement method and dedicated statistical data evaluation technique, this approach enables identification of very small (<0.05%) systematic resistance mismatch patterns in realistic high- precision resistor ladder implementation. The most disturbing mismatch pattern was found to be caused by mechanical stress from the resistor ladder head layout, while others are attributed to decananometer scale reticle writing artefacts.

[1]  M. Vertregt,et al.  A 25-Ms/s 8-bit CMOS A/D converter for embedded application , 1994 .

[2]  H. P. Tuinhout Design of Matching Test Structures , 1994 .

[3]  H. P. Tuinhout Design of matching test structures [IC components] , 1994, Proceedings of 1994 IEEE International Conference on Microelectronic Test Structures.

[4]  N. Morris,et al.  QUBiC3: a 0.5 /spl mu/m BiCMOS production technology, with fT=30 GHz, fmax=60 GHz and high-quality passive components for wireless telecommunication applications , 1998, Proceedings of the 1998 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.98CH36198).

[5]  R. Thewes,et al.  Explanation and quantitative model for the matching behaviour of poly-silicon resistors , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[6]  H. Tuinhout,et al.  Measurement of lithographical proximity effects on matching of bipolar transistors , 1998, ICMTS 1998. Proceedings of 1998 International Conference on Microelectronic Test Structures (Cat. No.98CH36157).

[7]  Syed A. Rizvi,et al.  Atomic force microscopy: a diagnostic tool (in) for mask making in the coming years , 1999, Advanced Lithography.

[8]  G. Hoogzaad,et al.  A 65 mW 10 b 40 Msample/s BiCMOS Nyquist ADC in 0.8 mm/sup 2/ , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[9]  Wooyoung Choi,et al.  Resistor matching characterization for process development using D/A converter , 2001, ICMTS 2001. Proceedings of the 2001 International Conference on Microelectronic Test Structures (Cat. No.01CH37153).