Design and Implementation of an On-Chip Test Generation Scheme Based on Reconfigurable Run-Time Programmable and Multiple Twisted-Ring Counters☆

Abstract Built-in-self-test (BIST) has emerged as a very effective solution to VLSI testing problems. Related work based on single fixed-order twisted-ring-counter design requires longer testing time to achieve high fault coverage and large storage space to store the seeds and the control data. By using multiple programmable twisted-ring-counters (PTRC), a considerable reduction in test application cycles were achieved. In this paper, an on-chip test generation scheme based on reconfigurable run-time programmable multiple twisted-ring-counters is proposed to generate more number of different test patterns based on the requirements. The design was modeled in VHDL and simulated and synthesized using Xilinx ISE 14.2.

[1]  Bin Zhou,et al.  Simultaneous reduction in test data volume and test time for TRC-reseeding , 2007, GLSVLSI '07.

[2]  Krishnendu Chakrabarty,et al.  On Using Twisted-Ring Counters for Test Set Embedding in BIST , 2001, J. Electron. Test..

[3]  Krishnendu Chakrabarty,et al.  Built-in self testing of high-performance circuits using twisted-ring counters , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[4]  Emmanouil Kalligeros,et al.  On-the-Fly Reseeding: A New Reseeding Technique for Test-Per-Clock BIST , 2002, J. Electron. Test..

[5]  Krishnendu Chakrabarty,et al.  Deterministic built-in test pattern generation for high-performance circuits using twisted-ring counters , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Dhiraj K. Pradhan,et al.  A BIST Pattern Generator Design for Near-Perfect Fault Coverage , 2003, IEEE Trans. Computers.

[7]  Patrick Girard,et al.  A Ring Architecture Strategy for BIST Test Pattern Generation , 2003, J. Electron. Test..

[8]  Peng Wu,et al.  Design for Testability , 1982, 19th Design Automation Conference.

[9]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .

[10]  Krishnendu Chakrabarty,et al.  Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Krishnendu Chakrabarty,et al.  Built-in test pattern generation for high-performance circuits using twisted-ring counters , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[12]  Ahmad A. Al-Yamani,et al.  BIST reseeding with very few seeds , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[13]  Gundolf Kiefer,et al.  Using BIST control for pattern generation , 1997, Proceedings International Test Conference 1997.

[14]  Youhua Shi,et al.  Multiple test set generation method for LFSR-based BIST , 2003, ASP-DAC '03.

[15]  Kuen-Jong Lee,et al.  An Efficient On-Chip Test Generation Scheme Based on Programmable and Multiple Twisted-Ring Counters , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.