Fast Block Mode Decision for H.264/AVC on a Programmable Digital Signal Processor
暂无分享,去创建一个
[1] Bing Zeng,et al. A new three-step search algorithm for block motion estimation , 1994, IEEE Trans. Circuits Syst. Video Technol..
[2] Ilker Hamzaoglu,et al. A high performance hardware architecture for an SAD reuse based hierarchical motion estimation algorithm for H.264 video coding , 2005, International Conference on Field Programmable Logic and Applications, 2005..
[3] Ajay Luthra,et al. Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..
[4] Wonyong Sung,et al. Implementation of an H.264 motion estimation algorithm on a VLIW programmable digital signal processor , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..
[5] Gary J. Sullivan,et al. Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..
[6] Antonio Ortega,et al. Complexity-distortion tradeoffs in vector matching based on probabilistic partial distance techniques , 1999, Proceedings DCC'99 Data Compression Conference (Cat. No. PR00096).
[7] Paul Y. S. Cheung,et al. Fast motion estimation with search-center prediction , 2001 .
[8] Tien-Ying Kuo,et al. Fast Variable Block Size Motion Estimation for H.264 Using Likelihood and Correlation of Motion Field , 2006, IEEE Transactions on Circuits and Systems for Video Technology.
[9] Jill M. Boyce,et al. Fast mode decision and motion estimation for JVT/H.264 , 2003, Proceedings 2003 International Conference on Image Processing (Cat. No.03CH37429).
[10] Yücel Altunbasak,et al. SAD reuse in hierarchical motion estimation for the H.264 encoder , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..