Design exploration of majority voter architectures based on the signal probability for TMR strategy optimization in space applications

Abstract Hardware redundancy is a well-known fault tolerance technique used in safety- and mission-critical systems. However, the hardening efficiency of such techniques relies on the robustness of the majority voter circuitry. This summary provides the design exploration of majority voter architectures to be used in radiation environments such as in space missions. An application-specific Single-Event Transient (SET) characterization based on the signal probability is proposed to optimize the Triple-Modular Redundancy (TMR) block insertion methodologies. Results show that the SET cross-section of complex-gate architectures presents low input dependence while for the NOR/NAND based architectures a higher dependence is observed due to the logical masking effects. Additionally, different from the other architectures, the NAND voter has shown a reduction in the SET rate as the signal probability is increased. Considering the signal probability p = 0.1, p = 0.5 and p = 0.9, the best design for the two analyzed orbits is the NOR, CMOS1 and NAND voter, respectively.

[1]  B L Bhuva,et al.  The Effect of Layout Topology on Single-Event Transient Pulse Quenching in a 65 nm Bulk CMOS Process , 2010, IEEE Transactions on Nuclear Science.

[2]  J.-L. Autran,et al.  Analysis of the charge sharing effect in the SET sensitivity of bulk 45 nm standard cell layouts under heavy ions , 2018, Microelectron. Reliab..

[3]  Farid N. Najm.  Improved estimation of the switching activity for reliability prediction in VLSI circuits , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[4]  Ivan E. Sutherland,et al.  Logical effort: designing for speed on the back of an envelope , 1991 .

[5]  M. Nicolaidis,et al.  Design for soft error mitigation , 2005, IEEE Transactions on Device and Materials Reliability.

[6]  Andrey A. Antonov,et al.  SET Tolerance of 65 nm CMOS Majority Voters: A Comparative Study , 2014, IEEE Transactions on Nuclear Science.

[7]  F. Wrobel,et al.  Impact of Complex Logic Cell Layout on the Single-Event Transient Sensitivity , 2019, IEEE Transactions on Nuclear Science.

[8]  F. Saigné,et al.  Radiation hardening efficiency of gate sizing and transistor stacking based on standard cells , 2019, Microelectronics Reliability.

[9]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[10]  Paulo F. Butzen,et al.  Single event transient sensitivity analysis of different 32 nm CMOS majority voters designs , 2019, Microelectronics Reliability.

[11]  J. I. Vette,et al.  Ap-8 trapped proton environment for solar maximum and solar minimum. [AP8MAX and AP8MIN] , 1976 .

[12]  Frédéric Saigné,et al.  MC-ORACLE: A tool for predicting Soft Error Rate , 2011, Comput. Phys. Commun..

[13]  Tian Ban,et al.  A simple fault-tolerant digital voter circuit in TMR nanoarchitectures , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.

[14]  Fernanda Gusmão de Lima Kastensmidt,et al.  Evaluation of radiation-induced soft error in majority voters designed in 7 nm FinFET technology , 2017, Microelectron. Reliab..

[15]  Barry W. Johnson.  Fault-Tolerant Microprocessor-Based Systems , 1984, IEEE Micro.

[16]  Vincent Pouget,et al.  Mitigation and Predictive Assessment of SET Immunity of Digital Logic Circuits for Space Missions , 2020, Aerospace.

[17]  Daniel H. Linder,et al.  Automatic Layout Synthesis of Leaf Cells , 1995, 32nd Design Automation Conference.