De-embedding method for on-wafer RF CMOS inductor measurements

In this work, an accurate de-embedding method for on-wafer RF measurements of CMOS large area devices like the inductors is presented. The method uses distributed and lumped-element models to represent the parasitic elements. The interconnect parasitics are calculated using the transmission line theory. The proposed method is compared to existing de-embedding methods. The validity of the method is checked with the DC resistance value of the interconnects as calculated from the layout and as extracted from measurements, as well as with inductance results of the fabricated inductor, extracted from measurements and from electromagnetic simulations. On-wafer S-parameter measurements have been taken from a test chip up to 20GHz.

[1]  E. Vandamme,et al.  Improved three-step de-embedding method to accurately account for the influence of pad parasitics in silicon on-wafer RF test-structures , 2001 .

[2]  M.H. Cho,et al.  A fully-scalable de-embedding method for on-wafer S-parameter characterization of CMOS RF/microwave devices [MOSFET example] , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[3]  S. Park,et al.  The impact of semiconductor technology scaling on CMOS RF and digital circuits for wireless application , 2005, IEEE Transactions on Electron Devices.

[4]  M. J. Deen,et al.  A general noise and S-parameter deembedding procedure for on-wafer high-frequency noise measurements of MOSFETs , 2001 .

[5]  Troels Emil Kolding.  A Four-Step Method for De-Embedding Gigahertz , 2000 .

[6]  J. Raskin,et al.  Accurate SOI MOSFET characterization at microwave frequencies for device performance optimization and analog modeling , 1998 .

[7]  H. Cho,et al.  A three-step method for the de-embedding of high-frequency S-parameter measurements , 1991 .

[8]  J.A. Reynoso-Hernandez,et al.  Analytical model and parameter extraction to account for the pad parasitics in RF-CMOS , 2005, IEEE Transactions on Electron Devices.

[9]  J.A.M. Geelen,et al.  An improved de-embedding technique for on-wafer high-frequency characterization , 1991, Proceedings of the 1991 Bipolar Circuits and Technology Meeting.

[10]  Hyun Bae Lee,et al.  Extraction of LRGC Matrices for 8-Coupled Uniform Lossy Transmission Lines Using 2-Port VNA Measurements , 2006, IEICE Trans. Electron..

[11]  Troels Emil Kolding.  On-wafer calibration techniques for giga-hertz CMOS measurements , 1999, ICMTS 1999. Proceedings of 1999 International Conference on Microelectronic Test Structures (Cat. No.99CH36307).

[12]  R. J. Havens,et al.  A calibrated lumped-element de-embedding technique for on-wafer RF characterization of high-quality inductors and high-speed transistors , 2003 .

[13]  W. R. Eisenstadt,et al.  S-parameter-based IC interconnect transmission line characterization , 1992 .

[14]  Stephen P. Boyd,et al.  Simple accurate expressions for planar spiral inductances , 1999, IEEE J. Solid State Circuits.