A 5-ps Vernier sub-ranging time-to-digital converter with DNL calibration

This paper presents a high resolution time-to-digital converter (TDC) architecture, which combines the advantages of sub-ranging and Vernier delay line TDCs. In the proposed TDC, the time input is converted to a digital code in a coarse-fine manner by two stages of parallel delay lines. Both stages have coarse (but slightly different) time resolutions. The effective fine resolution of the second stage is achieved by making it work with the first stage in a Vernier manner. To alleviate the linearity problem caused by random variations of the delays of the delay elements, a foreground DNL calibration technique is proposed. A proof-of-the-concept Vernier sub-ranging (3+3)-bit TDC was designed and fabricated in a 0.13-µm CMOS process. It demonstrates a resolution of 5ps, a DNL of 0.6 LSB and a single-shot precision of 0.4 LSB at a conversion rate of 10Msps while consuming 1.15mW from 1.2V at a conversion rate of 20Msps.

[1]  Jae-Yoon Sim,et al.  A 1.25 ps Resolution 8b Cyclic TDC in 0.13 $\mu$m CMOS , 2012, IEEE Journal of Solid-State Circuits.

[2]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[3]  Poras T. Balsara,et al.  1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Kong-Pang Pun,et al.  Vernier parallel delay-line based time-to-digital converter , 2012 .

[5]  SeongHwan Cho,et al.  A 9b, 1.12ps resolution 2.5b/stage pipelined time-to-digital converter in 65nm CMOS using time-register , 2013, 2013 Symposium on VLSI Circuits.

[6]  A. Dingwall,et al.  An 8-MHz CMOS subranging 8-bit A/D converter , 1985, IEEE Journal of Solid-State Circuits.

[7]  J. Kostamovaara,et al.  A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.

[8]  Edgar Sánchez-Sinencio,et al.  A 0.8 ps DNL Time-to-Digital Converter With 250 MHz Event Rate in 65 nm CMOS for Time-Mode-Based $\Sigma \Delta$ Modulator , 2011, IEEE Journal of Solid-State Circuits.

[9]  Timo Rahkonen,et al.  The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .

[10]  Shen-Iuan Liu,et al.  An 8-bit 20-MS/s ZCBC Time-Domain Analog-to-Digital Data Converter , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Pietro Andreani,et al.  A 3.6 mW, 90 nm CMOS Gated-Vernier Time-to-Digital Converter With an Equivalent Resolution of 3.2 ps , 2012, IEEE Journal of Solid-State Circuits.

[12]  Salvatore Levantino,et al.  Time-to-digital converter with 3-ps resolution and digital linearization algorithm , 2010, 2010 Proceedings of ESSCIRC.

[13]  Tadahiro Kuroda,et al.  A 10-Bit 80-MS/s Decision-Select Successive Approximation TDC in 65-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[14]  J. M. Rochelle,et al.  A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications , 2004, IEEE Journal of Solid-State Circuits.

[15]  Salvatore Levantino,et al.  Time-to-Digital Converter for Frequency Synthesis Based on a Digital Bang-Bang DLL , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[17]  Poras T. Balsara,et al.  A wide-range, high-resolution, compact, CMOS time to digital converter , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[18]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[19]  J. Nissinen,et al.  Integrated Receiver Including Both Receiver Channel and TDC for a Pulsed Time-of-Flight Laser Rangefinder With cm-Level Accuracy , 2009, IEEE Journal of Solid-State Circuits.

[20]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[21]  Davide De Caro,et al.  NORA based TDC in 90 nm CMOS , 2013, Microelectron. J..

[22]  Johann Hauer,et al.  144 channel measurement IC for CZT sensors with energy and time resolution , 2013, 2013 IEEE International Instrumentation and Measurement Technology Conference (I2MTC).

[23]  Suhwan Kim,et al.  A Low-Cost and Low-Power Time-to-Digital Converter Using Triple-Slope Time Stretching , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  SeongHwan Cho,et al.  A 7b, 3.75ps resolution two-step time-to-digital converter in 65nm CMOS using pulse-train time amplifier , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[25]  Alberto Tosi,et al.  A High-Linearity, 17 ps Precision Time-to-Digital Converter Based on a Single-Stage Vernier Delay Loop Fine Interpolation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[26]  A. Abidi,et al.  A 9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue , 2007, 2007 IEEE Symposium on VLSI Circuits.