MO-Pack: Many-objective clustering for FPGA CAD

Applications targeting FPGA integrated systems impose strict energy, channel width and delay constraints. We introduce the first many-objective clustering, MO-Pack, that targets these performance metrics concurrently. Detailed performance comparisons over state of the art clustering strategies targeting energy (P-T-VPack), delay (T-VPack), channel width (iRAC), and timing and routability (T-RPack) show that MO-Pack achieves its goals without increasing the logic area.

[1]  Jason Cong,et al.  Performance-driven multi-level clustering with application to hierarchical FPGA mapping , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[2]  Jason Cong,et al.  FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Wayne Luk,et al.  Modeling post-techmapping and post-clustering FPGA circuit depth , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[4]  Jason Cong,et al.  Optimality Study of Logic Synthesis for LUT-Based FPGAs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  J. Cong,et al.  Simultaneous placement with clustering and duplication , 2004 .

[6]  Vaughn Betz,et al.  Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density , 1999, FPGA '99.

[7]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[8]  G. Lemieux,et al.  Un/DoPack: Re-Clustering of Large System-on-Chip Designs with Interconnect Variation for Low-Cost FPGAs , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[9]  Zied Marrakchi,et al.  Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation , 2005, 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05).

[10]  Gaofeng Wang,et al.  An efficient FPGA packing algorithm based on simple dual-output basic logic elements , 2009, 2009 IEEE 8th International Conference on ASIC.

[11]  Majid Sarrafzadeh,et al.  Routability-Driven Packing: Metrics And Algorithms For Cluster-Based FPGAs , 2004, J. Circuits Syst. Comput..

[12]  Julien Lamoureux,et al.  On the Interaction Between Power-Aware FPGA CAD Algorithms , 2003, ICCAD 2003.

[13]  Jason Cong,et al.  Technology Mapping and Clustering for FPGA Architectures With Dual Supply Voltages , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Malgorzata Marek-Sadowska,et al.  Efficient circuit clustering for area and power reduction in FPGAs , 2002, FPGA '02.

[15]  Andrew A. Kennings,et al.  Improving Timing-Driven FPGA Packing with Physical Information , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[16]  Ali Akoglu,et al.  Net Length based Routability Driven Packing , 2007, 2007 International Conference on Field-Programmable Technology.

[17]  Steven J. E. Wilton,et al.  A detailed power model for field-programmable gate arrays , 2005, TODE.

[18]  Ali Akoglu,et al.  Timing-Driven Nonuniform Depopulation-Based Clustering , 2010, Int. J. Reconfigurable Comput..