Use of Existing Cell Library and Software Tools in a Silicon Compilation Environment

This paper describes the SCHOLAR silicon compiler and the use of the Silvar-Lisco design suite, the HILO3 simulator and a cell library, obtained under the ECAD initiative, in a silicon compilation/module generation environment. SCHOLAR is a general silicon compiler for synthesis of concurrent VLSI systems from behavioural-level descriptions.

[1]  D. J. Allerton,et al.  A graph-based silicon compiler for concurrent VLSI systems , 1988, [Proceedings] COMPEURO 88 - System Design: Concepts, Methods and Tools.

[2]  A. J. Currie,et al.  A VLSI Design Language Incorporating Self-timed Concurrent Processes , 1984 .

[3]  A. J. Currie,et al.  SCHOLAR - Another Approach to Silicon Compilation , 1984 .

[4]  Reinaldo A. Bergamaschi.  Automatic synthesis and technology mapping of combinational logic , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.