论文信息 - Reduction of Connections for Multibus Organization

Reduction of Connections for Multibus Organization

The multibus interconnection network is an attractive solution for connecting processors and memory modules in a multiprocessor with shared memory. It provides a throughput which is intermediate between the single bus and the crossbar, with a corresponding intermediate cost.

Mateo Valero | Tomás Lang | Miguel Angel Fiol

[1] Gordon Bell,et al. C.mmp: a multi-mini-processor , 1972, AFIPS '72 (Fall, part II).

[2] B. Ramakrishna Rau,et al. Interleaved Memory Bandwidth in a Model of a Multiprocessor Computer System , 1979, IEEE Transactions on Computers.

[3] Mateo Valero,et al. M-users B-servers arbiter for multiple-busses multiprocessors , 1982 .

[4] Marco Ajmone Marsan,et al. Markov Models for Multiple Bus Multiprocessor Systems , 1982, IEEE Transactions on Computers.

[5] Mateo Valero,et al. Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors , 1982, IEEE Transactions on Computers.

[6] Samuel H. Fuller,et al. Cm*: a modular, multi-microprocessor , 1977, AFIPS '77.

[7] Brenda S. Baker,et al. Shelf Algorithms for Two-Dimensional Packing Problems , 1983, SIAM J. Comput..