PARR: Pin access planning and regular routing for self-aligned double patterning

Pin access has become one of the most difficult challenges for detailed routing in 14nm technology node and beyond, where double patterning lithography has to be used for manufacturing lower metal layers with tight pitches. Self-aligned double patterning (SADP) provides better control on the line edge roughness and overlay but it has very restrictive design constraints and prefers regular layout patterns. This paper presents a comprehensive pin access planning and regular routing framework (PARR) for SADP friendliness. Our key techniques include pre-computation of both intra-cell and inter-cell pin accessibility, as well as local and global pin access planning to enable the handshaking between standard cell level pin access and detailed routing under SADP constraints. Our experimental results demonstrate that PARR can achieve much better routability and overlay control compared with previous approaches.

[1]  Robert J. Smith,et al.  Performance of Interconnection Rip-Up and Reroute Strategies , 1981, 18th Design Automation Conference.

[2]  William A. Dees,et al.  Automated Rip-Up and Reroute Techniques , 1982, 19th Design Automation Conference.

[3]  Antonin Guttman,et al.  R-trees: a dynamic index structure for spatial searching , 1984, SIGMOD '84.

[4]  Muhammet Mustafa Ozdal.  Detailed-Routing Algorithms for Dense Pin Clusters in Integrated Circuits , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Hai Zhou,et al.  Parallel CAD: Algorithm Design and Programming Special Section Call for Papers TODAES: ACM Transactions on Design Automation of Electronic Systems , 2010 .

[6]  Taraneh Taghavi,et al.  New placement prediction and mitigation techniques for local routing congestion , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[7]  J. Andres Torres,et al.  Self-aligned double-patterning (SADP) friendly detailed routing , 2011, Advanced Lithography.

[8]  Yanheng Zhang,et al.  RegularRoute: an efficient detailed router with regular routing patterns , 2011, ISPD '11.

[9]  Tim Nieberg.  Gridless pin access in detailed routing , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[10]  Li Lin,et al.  Design compliance for spacer is dielectric (SID) patterning , 2012, Advanced Lithography.

[11]  David Z. Pan,et al.  Flexible self-aligned double patterning aware detailed routing with prescribed layout planning , 2012, ISPD '12.

[12]  Harry J. Levinson,et al.  Self-aligned double patterning (SADP) compliant design flow , 2012, Advanced Lithography.

[13]  Yuelin Du,et al.  Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  Peter De Bisschop,et al.  Avoiding wafer-print artifacts in spacer is dielectric (SID) patterning , 2013, Advanced Lithography.

[15]  Chikaaki Kodama,et al.  Self-Aligned Double and Quadruple Patterning-aware grid routing with hotspots control , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).

[16]  Michael C. Smayling,et al.  Sub-12nm optical lithography with 4x pitch division and SMO-lite , 2013, Advanced Lithography.

[17]  David Z. Pan,et al.  Design for Manufacturing With Emerging Nanolithography , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Yuelin Du,et al.  Optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[19]  Zhongdong Qi,et al.  Accurate prediction of detailed routing congestion using supervised data learning , 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD).

[20]  Meng-Kai Hsu,et al.  Design and manufacturing process co-optimization in nano-technology , 2014, ICCAD.

[21]  Yao-Wen Chang,et al.  Overlay-aware detailed routing for self-aligned double patterning lithography using the cut process , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[22]  David Z. Pan,et al.  PARR: pin access planning and regular routing for self-aligned double patterning , 2015, DAC.

[23]  David Z. Pan,et al.  Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization , 2015, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Chris C. N. Chu,et al.  Detailed routing for Spacer-Is-Metal type Self-Aligned Double/Quadruple Patterning Lithography , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[25]  Bei Yu,et al.  Standard Cell Layout Regularity and Pin Access Optimization Considering Middle-of-Line , 2015, ACM Great Lakes Symposium on VLSI.