A 0.18-μm CMOS high-data-rate true random bit generator through ΔΣ modulation of chaotic jerk circuit signals.

A full-custom design of chaos-based True Random-Bit Generator (TRBG) implemented on a 0.18-μm CMOS technology is presented with unique composition of three major components, i.e., (i) chaotic jerk oscillator, (ii) ΔΣ modulator, and (iii) simple pre/post-processing. A chaotic jerk oscillator is a deterministic source of randomness that potentially offers robust and highly random chaotic signals and exhibits a distinctive property of smoothly balanced-to-unbalanced alternation of double-scroll attractors. The continuous-time 2nd-order ΔΣ modulator is introduced as a mixed-signal interface in order to increase a resolution of random bit sequences while no extra clock is required. The ΔΣ modulator is constructed mainly by a folded-cascode amplifier with sufficient gain and phase margin of 64 dB and 83°, respectively, and a high-speed comparator with a time constant of 2.7 ns. An uncomplicated structure of shift-registers is realized as a post-processing process. The bit sequence of the proposed TRBG successfully passes all statistical tests of NIST SP800-22 test suite, and the ultimate output bit rate is 50 Mbps. The physical layout of a chip area is 212.8 × 177.11 μm and the DC power dissipation is 1.32mW using a 1.8-V single supply voltage. This paper therefore offers a potential alternative to a fully embedded cryptographic module in ASIC applications.

[1]  Hans Peter Gottlieb,et al.  What is the Simplest Jerk Function that Gives Chaos , 1996 .

[2]  Khaled N. Salama,et al.  Fully digital jerk-based chaotic oscillators for high throughput pseudo-random number generators up to 8.77 Gbits/s , 2013, Microelectron. J..

[3]  Gamal M. Mahmoud,et al.  Chaotic and Hyperchaotic Complex Jerk Equations , 2012 .

[4]  Chao Xu,et al.  Theory and implementation of a very high throughput true random number generator in field programmable gate array. , 2016, The Review of scientific instruments.

[5]  Riccardo Rovatti,et al.  Implementation and Testing of High-Speed CMOS True Random Number Generators Based on Chaotic Systems , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  R. Hu,et al.  Switched-current 3-bit CMOS 4.0-MHz wideband random signal generator , 2005, IEEE Journal of Solid-State Circuits.

[7]  Yi Shen,et al.  Generating multi-double-scroll attractors via nonautonomous approach. , 2016, Chaos.

[8]  Salih Ergun,et al.  Truly random number generators based on a non-autonomous chaotic oscillator , 2007 .

[9]  Kehui Sun,et al.  Complexity Analysis and DSP Implementation of the Fractional-Order Lorenz Hyperchaotic System , 2015, Entropy.

[10]  Ju-Sung Kang,et al.  Recoverable Random Numbers in an Internet of Things Operating System , 2017, Entropy.

[11]  S. Deligiannidis,et al.  Implementation of 140 Gb/s true random bit generator based on a chaotic photonic integrated circuit. , 2010, Optics express.

[12]  Carlos Sánchez-Azqueta,et al.  Application of a MEMS-Based TRNG in a Chaotic Stream Cipher , 2017, Sensors.

[13]  Ahmed S. Elwakil,et al.  Chaotic Oscillators Derived from Sinusoidal Oscillators Based on the Current Feedback Op Amp , 2000 .

[14]  E. Lorenz.  Deterministic nonperiodic flow , 1963 .

[15]  Akihiro Yamaguchi,et al.  Pseudorandom number generation using chaotic true orbits of the Bernoulli map. , 2016, Chaos.

[16]  Julien Clinton Sprott,et al.  Simple Autonomous Chaotic Circuits , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  J. Alvin Connelly,et al.  A noise-based IC random number generator for applications in cryptography , 2000 .

[18]  Louis M Pecora,et al.  Synchronization of chaotic systems. , 2015, Chaos.

[19]  Buncha Munmuangsaen,et al.  A minimum five‐component five‐term single‐nonlinearity chaotic jerk circuit based on a twin‐jerk single‐op‐amp technique , 2018, Int. J. Circuit Theory Appl..

[20]  Hoi-Jun Yoo,et al.  A 82-nW Chaotic Map True Random Number Generator Based on a Sub-Ranging SAR ADC , 2017, IEEE Journal of Solid-State Circuits.

[21]  Lequan Min,et al.  A cubic map chaos criterion theorem with applications in generalized synchronization based pseudorandom number generator and image encryption. , 2015, Chaos.

[22]  Robert Tchitnga,et al.  Chaos in a Single Op-Amp–Based Jerk Circuit: Experiments and Simulations , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[23]  L. F. Rahman,et al.  Design of High Speed and Low Offset Dynamic Latch Comparator in 0.18 µm CMOS Process , 2014, PloS one.

[24]  Trevor Mudge,et al.  True Random Number Generator With a Metastability-Based Quality Control , 2008, IEEE J. Solid State Circuits.

[25]  P. Dudek,et al.  Integrated Circuit Implementation of a Compact Discrete-Time Chaos Generator , 2006 .

[26]  P. Dudek,et al.  An area and power efficient discrete-time chaos generator circuit , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..

[27]  Julien Clinton Sprott,et al.  A New Chaotic Jerk Circuit , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[28]  Salih Ergun.  Cryptanalysis and improvement of a chaos based random number generator , 2016 .

[29]  Debdeep Mukhopadhyay,et al.  An Improved DCM-Based Tunable True Random Number Generator for Xilinx FPGA , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[30]  Mahmoud Farhang,et al.  A digital pseudo-random number generator based on sawtooth chaotic map with a guaranteed enhanced period , 2017 .

[31]  Lingfeng Liu,et al.  Pseudorandom sequence generator based on the Chen chaotic system , 2013, Comput. Phys. Commun..