Planar double-gate SOI MOS devices: Fabrication by wafer bonding over pre-patterned cavities and electrical characterization

In this paper, a novel method for the fabrication of planar double-gate (DG) MOS devices is presented. Successfully fabricated single-gate and DG MOSFET devices on the same wafer have been fully characterized and their electrical performances compared. The planar DG devices were fabricated using wafer bonding over pre-patterned cavities. Preliminary electrical characterization results show that the built planar DG devices exhibit the expected theoretical performances. We will also show the flexibility of this method in fabricating other devices besides planar DG and the possibility of changing the various materials used for the buried insulator layer. It is demonstrated that this fabrication method is a very promising and viable method for future technology application in fabricating novel devices.

[1]  U. Gösele,et al.  SemiConductor Wafer Bonding: Science and Technology , 1998 .

[2]  Hannu Luoto,et al.  Bonded thick film SOI with pre-etched cavities , 2006 .

[3]  Abhinav Kranti,et al.  Gate length scaling and microwave performance of double gate nano-transistors , 2003 .

[4]  Jean-Pierre Raskin,et al.  Effect of interfacial SiO2 thickness for low temperature O2 plasma activated wafer bonding , 2006 .

[5]  J. Colinge.  Silicon-on-Insulator Technology: Materials to VLSI , 1991 .

[6]  M. Vinet,et al.  Bonded planar double-metal-gate NMOS transistors down to 10 nm , 2005, IEEE Electron Device Letters.

[7]  S. Garofalini,et al.  Modeling of hydrophilic wafer bonding by molecular dynamics simulations , 2001 .

[8]  Stephane Monfray,et al.  Emerging silicon-on-nothing (SON) devices technology , 2004 .

[9]  Denis Flandre,et al.  Investigation Of Charge Control-Related Performances In Double-Gate SOI MOSFETs , 2003 .

[10]  Harold Gamble,et al.  Thin film sputtered silicon for silicon wafer bonding applications , 2003 .

[11]  Hung-Yi Lin,et al.  Effect of surface treatment on wafer direct bonding process , 2004 .

[12]  Dun-Ying Shu,et al.  Investigation of silicon-on-insulator (SOI) substrate preparation using the smart-cutTM process , 2005 .

[13]  J. Raskin,et al.  Low-temperature wafer bonding: a study of void formation and influence on bonding strength , 2005, Journal of Microelectromechanical Systems.

[14]  J. Treichler,et al.  Triple-self-aligned, planar double-gate MOSFETs: devices and circuits , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).