A model for delay evaluation of a CMOS inverter

A model is proposed for computing the propagation delay of a CMOS inverter. The model takes into account the shape of the input waveform, the capacitive load, and the transconductances of the PMOS and NMOS transistors. The model uses either an analytical solution or a power series approximate solution for the differential equations that govern the behavior of the inverter. Regression equations are developed for the times spent in different regions of operation. The equations help in improving the speed of the program.<<ETX>>

[1]  Alberto L. Sangiovanni-Vincentelli,et al.  The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated Circuits , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Basant R. Chawla,et al.  Motis - an mos timing simulator , 1975 .

[3]  P. Van Halen.  Accurate analytical approximations for error function and its integral (semiconductor junctions) , 1989 .

[4]  H. Shichman,et al.  Modeling and simulation of insulated-gate field-effect transistor switching circuits , 1968 .

[5]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  D. Deschacht,et al.  Explicit formulation of delays in CMOS data paths , 1988 .

[7]  Akira Kanuma,et al.  CMOS circuit optimization , 1983 .

[8]  M.D. Matson,et al.  Macromodeling and Optimization of Digital MOS VLSI Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  S. R. Vemuru,et al.  A CMOS inverter model for propagation delay evaluation , 1989, Proceedings of the 32nd Midwest Symposium on Circuits and Systems,.