Interface engineering for high-k/Ge gate stack