Some lessons learned on constructing an automated testbench for evolvable hardware experiments

A testbench is absolutely essential to conducting evolvable hardware research, particularly if intrinsic investigations are conducted. Although testbench design is straightforward, in practice its construction has numerous pitfalls. This work describes the automated testbench used in the Adaptive Systems Laboratory at Portland State University. We identify the problems we encountered in making the testbench operational and how those problems were resolved. Finally, we offer some guidelines others find useful when constructing their own evolvable hardware testbenches.

[1]  Edward Ramsden,et al.  The ispPAC family of reconfigurable analog circuits , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[2]  Andy M. Tyrrell,et al.  Evolved fault tolerance in evolvable hardware , 2002, Proceedings of the 2002 Congress on Evolutionary Computation. CEC'02 (Cat. No.02TH8600).

[3]  Garrison W. Greenwood,et al.  Fault recovery in linear systems via intrinsic evolution , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..