A Thermal-Driven Force-Directed Macro Cell Placement Algorithm

As the technology progresses, the higher power consumption has become one of the key issues in modern high performance VLSI design, which largely increase the local temperature on a chip. In this paper, a thermal-driven force-directed algorithm is proposed for the macro cell placement problem. Besides the traditional attractive and repulsive force, a special kind of force, the thermal force, is introduced to provide considerable improvements in thermal distribution. Our algorithm is deterministic and stable. Experiment results show that by introducing the thermal force, the maximum temperature is decreased significantly with relatively small sacrifice on wire length and placement area

[1]  Piet Hut,et al.  A hierarchical O(N log N) force-calculation algorithm , 1986, Nature.

[2]  Sachin S. Sapatnekar,et al.  Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach , 2003, ICCAD.

[3]  Sung-Mo Kang,et al.  An efficient method for hot-spot identification in ULSI circuits , 1999, ICCAD '99.

[4]  Frank M. Johannes,et al.  Temperature-aware global placement , 2004 .

[5]  Jo Dale Carothers,et al.  Object-oriented thermal placement using an accurate heat model , 1999, Proceedings of the 32nd Annual Hawaii International Conference on Systems Sciences. 1999. HICSS-32. Abstracts and CD-ROM of Full Papers.

[6]  Georg Sigl,et al.  GORDIAN: VLSI placement by quadratic programming and slicing optimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Walter Dehnen,et al.  A Hierarchical O(N) Force Calculation Algorithm , 2002 .

[8]  Shawki Areibi,et al.  Attractor-repeller approach for global placement , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[9]  Martin D. F. Wong,et al.  Thermal placement for high-performance multichip modules , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[10]  Satoshi Goto,et al.  An efficient algorithm for the two-dimensional placement problem in electrical circuit layout , 1981 .

[11]  Frank M. Johannes,et al.  Generic global placement and floorplanning , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[12]  Robert K. Brayton,et al.  A force-directed macro-cell placer , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[13]  Naveed A. Sherwani,et al.  Algorithms for VLSI Physical Design Automation , 1999, Springer US.

[14]  Rao Tummala.  Multichip packaging-a tutorial , 1992 .

[15]  Sung-Mo Kang,et al.  Cell-level placement for improving substrate thermal distribution , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  J. Crank,et al.  Boundary-value problems of heat condition: M.N. Ozisik, Internation Textbook Company Inc., Price £6, pp. xiv + 505, (1968) , 1969 .

[17]  N. Quinn,et al.  A forced directed component placement procedure for printed circuit boards , 1979 .