13 VLSI implementations of number theoretic concepts with applications in signal processing
暂无分享,去创建一个
[1] Mehdi Hatamian,et al. High speed signal processing, pipelining, and VLSI , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.
[2] Bede Liu,et al. A new hardware realization of digital filters , 1974 .
[3] M. Taheri,et al. An efficient bit-level systolic cell design for finite ring digital signal processing applications , 1989, J. VLSI Signal Process..
[4] E. T.. An Introduction to the Theory of Numbers , 1946, Nature.
[5] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[6] David L. Pulfrey,et al. Design procedures for differential cascode voltage switch circuits , 1986 .
[7] Graham A. Jullien,et al. VLSI implementations of number theoretic concepts with applications in signal processing , 1992, Optics & Photonics.
[8] C. K. Yuen,et al. Theory and Application of Digital Signal Processing , 1978, IEEE Transactions on Systems, Man, and Cybernetics.
[9] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .
[10] Graham A. Jullien,et al. High-speed signal processing using systolic arrays over finite rings , 1988, IEEE J. Sel. Areas Commun..
[11] H. T. Kung,et al. Systolic Arrays for (VLSI). , 1978 .
[12] Otto F. G. Schilling,et al. Basic Abstract Algebra , 1975 .
[13] Graham A. Jullien,et al. Residue Number Scaling and Other Operations Using ROM Arrays , 1978, IEEE Transactions on Computers.
[14] Michael A. Soderstrand,et al. Residue number system arithmetic: modern applications in digital signal processing , 1986 .
[15] Hee Yong Youn,et al. On Implementing Large Binary Tree Architectures in VLSI and WSI , 1989, IEEE Trans. Computers.
[16] Claude E. Shannon,et al. A symbolic analysis of relay and switching circuits , 1938, Transactions of the American Institute of Electrical Engineers.
[17] E. Wright,et al. An Introduction to the Theory of Numbers , 1939 .
[18] John V. McCanny,et al. Implementation of signal processing functions using 1-bit systolic arrays , 1982 .
[19] Graham A. Jullien,et al. On Modulus Replication for Residue Arithmetic Computations of Complex Inner Products , 1990, IEEE Trans. Computers.
[20] M. Shoji. FFT scaling in Domino CMOS gates , 1985 .
[21] Graham A. Jullien,et al. A VLSI implementation of residue adders , 1987 .
[22] R. Tennant. Algebra , 1941, Nature.