Constructing hardware/software interface using protocol converters

Hardware/software partition is a critical phase in hardware/software co-design. The paper proposes a hybrid partitioning framework, in which we design a set of protocol converters to construct the interface component between the hardware and software components, and reuse the formerly well-built partitioning rules by introducing protocol converters and rewriting them for this hybrid framework. The hardware components generated by our partitioning process are coded directly in Verilog HDL, which will greatly facilitate the further compilation from it down to netlists.

[1]  Jifeng He Hybrid Parallel Programming and Implementation of Synchronised Communication , 1993, MFCS.

[2]  Augusto Sampaio,et al.  A Normal Form Reduction Strategy for Hardware/Software Partitioning , 1997, FME.

[3]  Augusto Sampaio An Algebraic Approach to Compiler Design , 1993, AMAST Series in Computing.

[4]  Donatella Sciuto,et al.  Partitioning and Exploration Strategies in the TOSCA Co-Design Flow , 1996, CODES.

[5]  C. A. R. Hoare,et al.  Communicating sequential processes , 1978, CACM.

[6]  He Jifeng,et al.  An algebraic approach to hardware/software partitioning , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[7]  Prasert Kanthamanon,et al.  A multi-level transformation approach to HW/SW codesign: a case study , 1996, Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE '96.

[8]  He Jifeng,et al.  Formalising VERILOG , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[9]  Donatella Sciuto,et al.  Partitioning and exploration strategies in the TOSCA co-design flow , 1996, Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE '96.