Dynamic Power-Performance Adjustment on Clustered Multi-Threading Processors

Dynamic optimization techniques such as dynamic voltage and frequency scaling (DVFS), power gating (PG) and thread migration are widely used in current multi-core processor platforms to boost performance, lower power and improve energy efficiency. To obtain the best optimization results, an important issue is to predict the performance of each thread quantitatively. In this paper, a separated and clustered performance predictor, called SCP, is proposed oriented to clustered multi- threading (CMT) processors. SCP model is implemented in AMD's FX-8320 processor and its accuracy is about 6% for SPEC CPU 2006 benchmark suite. To illustrate the application and effectiveness of SCP model furthermore, we propose PPEP-SCP model for power capping, which is a combination of SCP model and PPEP model. Compared to power capping strategy based on PPEP model, strategy based on PPEP-SCP performs better in terms of the performance and the difference between the actual and the target power consumption, because PPEP-SCP based strategy can perform optimization through both DVFS and PG techniques.

[1]  Li Shen,et al.  PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration , 2014, 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture.

[2]  Michael Butler,et al.  Bulldozer: An Approach to Multithreaded Compute Performance , 2011, IEEE Micro.

[3]  Massoud Pedram,et al.  Dynamic voltage and frequency scaling based on workload decomposition , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[4]  Hai Li,et al.  VSV: L2-miss-driven variable supply-voltage scaling for low power , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..

[5]  Bishop Brock,et al.  Architecting for power management: The IBM® POWER7™ approach , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.

[6]  Pradip Bose,et al.  Dynamic power gating with quality guarantees , 2009, ISLPED.