Order Release Methods in Semiconductor Manufacturing: State-of-the-Art in Science and Lessons from Industry

This contribution presents an industry case study as well as an analysis of the state-of-the-art in science concerning order release methods in wafer manufacturing in the semiconductor industry. The release of orders into the fab significantly influences critical parameters such as WIP, cycle time and throughput. We examine the processes currently applied in industry, indicate the effects of this order release approach on the performance of high-mix, high-volume fabs and establish a link to the analyzed scientific literature to develop a concept for meaningful automation of the release decision.

[1]  C. R. Glassey,et al.  Linear control rules for production control of semiconductor fabs , 1996 .

[2]  Christian F. Durach,et al.  A New Paradigm for Systematic Literature Reviews in Supply Chain Management , 2017 .

[3]  Li Li,et al.  A Release Control Policy Based on the Primary Bottleneck Workstation Utility of Multiple Semiconductor Manufacture Lines , 2016 .

[4]  Houmin Yan,et al.  Hub-centered production control of wafer fabrication , 1990, IEEE/SEMI Conference on Advanced Semiconductor Manufacturing Workshop.

[5]  Li Li,et al.  Learning-based release control of semiconductor wafer fabrication facilities , 2015, 2015 Winter Simulation Conference (WSC).

[6]  Stanley B. Gershwin,et al.  An efficient new job release control methodology , 2009 .

[7]  Robert C. Leachman,et al.  Dynamic Release Control Policy for the Semiconductor Wafer Fabrication Lines , 1996 .

[8]  Zhongjie Wang,et al.  DC-WIP — a new release rule of multi-orders for semiconductor manufacturing lines , 2008, 2008 Asia Simulation Conference - 7th International Conference on System Simulation and Scientific Computing.

[9]  Michael E. Kuhl,et al.  A simulation study of new multi-objective composite dispatching rules, CONWIP, and push lot release in semiconductor fabrication , 2008 .

[10]  Cristovao Silva,et al.  Three decades of workload control research: a systematic review of the literature , 2011 .

[11]  Khaled S. El-Kilany.  Wafer lot release policies based on the continuous and periodic review of WIP levels , 2011, 2011 IEEE International Conference on Industrial Engineering and Engineering Management.

[12]  Gary L. Hogg,et al.  Workload control in the semiconductor industry , 2002 .

[13]  Z.B. Chen,et al.  A new release control policy (WRELM) for semiconductor wafer fabrication facilities , 2014, Proceedings of the 11th IEEE International Conference on Networking, Sensing and Control.

[14]  Lawrence M. Wein,et al.  Scheduling semiconductor wafer fabrication , 1988 .

[15]  Chao Qi,et al.  Impact of Production Control and System Factors in Semiconductor Wafer Fabrication , 2008, IEEE Transactions on Semiconductor Manufacturing.

[16]  R. Uzsoy,et al.  A survey of semiconductor supply chain models part I: semiconductor supply chains, strategic network design, and supply chain simulation , 2018, Int. J. Prod. Res..

[17]  Krishna Srinivasan,et al.  Evaluation of lot release policies for semiconductor manufacturing systems , 1996, Winter Simulation Conference.

[18]  Mauricio G. C. Resende,et al.  Closed-loop job release control for VLSI circuit manufacturing , 1988 .

[19]  Chun-Mei Lai,et al.  Job releasing and throughput planning for wafer fabrication under demand fluctuating make-to-stock environment , 2006 .

[20]  Mark Stevenson,et al.  Workload control: Successful implementation taking a contingency‐based view of production planning and control , 2013 .

[21]  Zhibin Jiang,et al.  An integrated release and dispatch policy for semiconductor wafer fabrication , 2014 .

[22]  Joshua Prakash,et al.  Modified CONWIP systems: a review and classification , 2014 .

[23]  M. Mathirajan,et al.  Investigation of different inputs and a new release policy in the proposed simulation model for wafer fabrication system , 2019 .

[24]  M. Mathirajan,et al.  Experimental investigation for performance assessment of scheduling policies in semiconductor wafer fabrication—a simulation approach , 2018, The International Journal of Advanced Manufacturing Technology.

[25]  Yeong-Dae Kim,et al.  Production scheduling in a semiconductor wafer fabrication facility producing multiple product types with distinct due dates , 2001, IEEE Trans. Robotics Autom..

[26]  Gerard Gaalman,et al.  Exploring applicability of the workload control concept , 2004 .

[27]  David L. Woodruff,et al.  CONWIP: a pull alternative to kanban , 1990 .

[28]  Lee Dong-Ho,et al.  A SIMULATION STUDY ON LOT RELEASE CONTROL, MASK SCHEDULING, AND BATCH SCHEDULING IN SEMICONDUCTOR WAFER FABRICATION FACILITIES , 1998 .

[29]  Oliver Rose.  CONWIP-like Lot Release for a Wafer Fabrication Facility with Dynamic Load Changes , 2001 .

[30]  Antônio Márcio Tavares Thomé,et al.  Conducting systematic literature review in operations management , 2016 .

[31]  Yeong-Dae Kim,et al.  Due-date based scheduling and control policies in a multiproduct semiconductor wafer fabrication facility , 1998 .

[32]  T. X. Cai,et al.  Practical lot release methodology for semiconductor back-end manufacturing , 2005 .

[33]  Oliver Rose,et al.  Wip balance and due date control in a wafer fab with low and high volume products , 2012, Proceedings Title: Proceedings of the 2012 Winter Simulation Conference (WSC).

[34]  S.X.C. Lou,et al.  A robust production control policy for VLSI wafer fabrication , 1989 .