Parallel paradigms and run-time management techniques for many-core architectures: The 2PARMA approach

The 2PARMA project aims at overcoming the lack of parallel programming models and run-time resource management techniques to exploit the features of many-core processor architectures. More in detail, the 2PARMA project focuses on the definition of a parallel programming model combining component-based and single-instruction multiple-thread approaches, instruction set virtualisation based on portable byte-code, run-time resource management policies and mechanisms as well as design space exploration methodologies for Many-core Computing Fabrics.

[1]  Benno Stabernack,et al.  Profiling-Based Hardware/Software Co-Exploration for the Design of Video Coding Architectures , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[2]  Dimitrios Soudris,et al.  Runtime Tuning of Dynamic Memory Management For Mitigating Footprint-Fragmentation Variations , 2011, ARCS Workshops.

[3]  Min Li,et al.  Future Software-Defined Radio Platforms and Mapping Flows , 2010, IEEE Signal Processing Magazine.

[4]  Rudy Lauwereins,et al.  ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.

[5]  Henk Corporaal,et al.  System-scenario-based design of dynamic embedded systems , 2009, TODE.

[6]  Francky Catthoor,et al.  Software metadata: Systematic characterization of the memory behaviour of dynamic applications , 2010, J. Syst. Softw..

[7]  Liesbet Van der Perre,et al.  Parallelization exploration of wireless applications using MPA , 2009, PARCO.

[8]  V. Derudder,et al.  A 200Mbps+ 2.14nJ/b digital baseband multi processor system-on-chip for SDRs , 2009, 2009 Symposium on VLSI Circuits.

[9]  Francky Catthoor,et al.  Scenario Based Mapping of Dynamic Applications on MPSoC: A 3D Graphics Case Study , 2009, SAMOS.

[10]  Gauthier Lafruit,et al.  Cross-Based Local Stereo Matching Using Orthogonal Integral Images , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[11]  Andreas Achtzehn,et al.  A flexible MAC development framework for cognitive radio systems , 2011, 2011 IEEE Wireless Communications and Networking Conference.

[12]  Petri Mahonen,et al.  TRUMP: Supporting efficient realization of protocols for cognitive radio networks , 2011, 2011 IEEE International Symposium on Dynamic Spectrum Access Networks (DySPAN).

[13]  Chantal Ykman-Couvreur,et al.  Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms , 2007 .

[14]  William Fornaciari,et al.  Constrained Power Management: Application to a multimedia mobile platform , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[15]  Vittorio Zaccaria,et al.  ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Giovanni Agosta,et al.  An Optimized Reduction Design to Minimize Atomic Operations in Shared Memory Multiprocessors , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[17]  Giovanni Agosta,et al.  Improved Programming of GPU Architectures through Automated Data Allocation and Loop Restructuring , 2011, ARCS Workshops.

[18]  V. Derudder,et al.  A 10.37 mm2 675 mW reconfigurable LDPC and Turbo encoder and decoder for 802.11n, 802.16e and 3GPP-LTE , 2010, 2010 Symposium on VLSI Circuits.