Impact of random telegraph noise on CMOS logic delay uncertainty under low voltage operation

Statistical nature of RTN-induced delay fluctuation is described by measuring 2,520 ROs fabricated in a commercial 40 nm CMOS technology. Small number of samples have a large RTN-induced delay fluctuation. RTN-induced delay fluctuation becomes as much as 10.4% of nominal oscillation frequency under low supply voltage (0.65V). By slightly increasing the transistor size, more than 50% reduction of frequency uncertainty can be achieved under 0.75V operation. The impact of the parameters that can be changed by circuit designers is clarified in view of RTN-induced CMOS logic delay uncertainty.

[1]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[2]  D. Rubin,et al.  Maximum likelihood from incomplete data via the EM - algorithm plus discussions on the paper , 1977 .

[3]  M. J. Kirton,et al.  Noise in solid-state microstructures: A new perspective on individual defects, interface states and low-frequency (1/ƒ) noise , 1989 .

[4]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[5]  M.A. Alam,et al.  A critical examination of the mechanics of dynamic NBTI for PMOSFETs , 2003, IEEE International Electron Devices Meeting 2003.

[6]  Shekhar Y. Borkar,et al.  Designing reliable systems from unreliable components: the challenges of transistor variability and degradation , 2005, IEEE Micro.

[7]  A. Theuwissen,et al.  Random Telegraph Signal in CMOS Image Sensor Pixels , 2006, 2006 International Electron Devices Meeting.

[8]  James H. Stathis,et al.  The negative bias temperature instability in MOS devices: A review , 2006, Microelectron. Reliab..

[9]  K. Otsuga,et al.  Random Telegraph Signal in Flash Memory: Its Impact on Scaling of Multilevel Flash Memory Beyond the 90-nm Node , 2007, IEEE Journal of Solid-State Circuits.

[10]  H. Onodera.  Variability modeling and impact on design , 2008, 2008 IEEE International Electron Devices Meeting.

[11]  K. Takeuchi,et al.  Direct observation of RTN-induced SRAM failure by accelerated testing and its application to product reliability assessment , 2010, 2010 Symposium on VLSI Technology.

[12]  Kazutoshi Kobayashi,et al.  The impact of RTN on performance fluctuation in CMOS logic circuits , 2011, 2011 International Reliability Physics Symposium.

[13]  Kiyoshi Takeuchi,et al.  Comprehensive SRAM design methodology for RTN reliability , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[14]  E. Leobandung,et al.  Evaluation methodology for random telegraph noise effects in SRAM arrays , 2011, 2011 International Electron Devices Meeting.

[15]  Muhammad Ashraful Alam,et al.  Reliability- and Process-variation aware design of integrated circuits — A broader perspective , 2008, 2011 International Reliability Physics Symposium.

[16]  IEEE Micro , 2022 .