Multiple fault detection using single fault test sets

A simulation study of the 74LS181 4-b ALU (arithmetic logic unit) using 16 complete single stuck-at fault test sets demonstrated significantly higher multiple stuck-at fault coverage than predicted by previous theoretical studies. Analysis of the undetected multiple faults shows the effect of circuit and test set characteristics on fault coverage. A fault masking property, defined as self-masking, is observed for the undetected faults in the simulation study. A heuristic is described for evaluating the multiple fault coverage of single stuck-at fault test sets. A second heuristic generates augmented test sets, providing improved multiple stuck-at fault coverage with a minimal increase in test set development cost. >

[1]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[2]  Edward J. McCluskey.  Verification Testing - A Pseudoexhaustive Test Technique , 1984, IEEE Trans. Computers.

[3]  Alexander Miczo.  Fault Modelling for Functional Primitives , 1982, ITC.

[4]  Edward J. McCluskey,et al.  An Analysis of the Multiple Fault Detection Capabilities of Single Stuck-at Fault Test Sets , 1984, ITC.

[5]  Francisco J. O. Dias.  Fault Masking in Combinational Logic Circuits , 1975, IEEE Transactions on Computers.

[6]  Vinod K. Agarwal,et al.  Multiple Fault Testing of Large Circuits by Single Fault Test Sets , 1981, IEEE Transactions on Computers.

[7]  Edward J. McCluskey,et al.  Multiple Stuck-At Fault Coverage of Single Stuck-At Fault Test Sets , 1986, ITC.

[8]  Gernot Metze,et al.  A New Representation for Faults in Combinational Digital Circuits , 1972, IEEE Transactions on Computers.

[9]  SUDHAKAR M. REDDY,et al.  Multiple Fault Detection in Combinational Networks , 1972, IEEE Transactions on Computers.

[10]  W.G. Bouricius,et al.  Algorithms for Detection of Faults in Logic Circuits , 1971, IEEE Transactions on Computers.

[11]  Edward J. McCluskey,et al.  Stuck-At Fault Detection in Parity Trees , 1986, FJCC.

[12]  Edward J. McCluskey.  Built-In Verification Test , 1982, ITC.

[13]  Edward J. McCluskey,et al.  Design for Autonomous Test , 1981, IEEE Transactions on Computers.

[14]  Se June Hong,et al.  Cause-Effect Analysis for Multiple Fault Detection in Combinational Networks , 1971, IEEE Transactions on Computers.

[15]  Wayne A. Davis,et al.  Minimal Fault Tests for Combinational Networks , 1974, IEEE Transactions on Computers.

[16]  Daniel L. Ostapko,et al.  Optimum test patterns for parity networks , 1970, AFIPS '70 (Fall).

[17]  Edward J. McCluskey,et al.  Multiple Fault Detection in Parity Trees , 1986, COMPCON.

[18]  Gernot Metze,et al.  On the Design of Multiple Fault Diagnosable Networks , 1971, IEEE Transactions on Computers.

[19]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[20]  EDWARD J. McCLUSKEY,et al.  Fault Equivalence in Combinational Logic Networks , 1971, IEEE Transactions on Computers.