A BIST-based Solution for the Diagnosis of Embedded Memories Adopting Image Processing Techniques

This paper proposes a new solution for the diagnosis of faults into embedded RAMs, currently under evaluation within STMicroelectronics. The proposed scheme uses dedicated circuitry embedded in a BIST wrapper, and an ATE test program to schedule the data extraction flow and to analyze the gathered information. Testing is performed exploiting a standard IEEE 1149.1 TAP, which allows the access to multiple memory cores with a P1500 compliant solution. The approach aims at implementing a low-cost solution to diagnose embedded RAMs with the goal to minimize the ATE costs and the time required to extract the diagnostic information. In our approach, the ATE drives the diagnostic scheme and performs the classification of faults, allowing the adoption of low-cost equipments. The proposed solution allows a scalable extraction of test data, whose amount is proportional to the available testing time. In order to accelerate fault classification, image processing techniques have been applied. The Hough transform has been adopted to analyze the bitmap representing the faulty cells. Experimental results show the advantages of the proposed approach in terms of time required to complete the diagnostic process.

[1]  René David,et al.  Fault Diagnosis of RAM's from Random Testing Experiments , 1990, IEEE Trans. Computers.

[2]  Maurizio Rebaudengo,et al.  A P1500 compliant architecture for BIST-based Diagnosis of embedded RAMs , 2001 .

[3]  V. K. Agarwal,et al.  Built-in self-diagnosis for repairable embedded RAMs , 1993, IEEE Design & Test of Computers.

[4]  Rochit Rajsuman,et al.  Test and repair of large embedded DRAMs. I , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  Jin-Fu Li,et al.  Memory fault diagnosis by syndrome compression , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[6]  Elizabeth M. Rudnick,et al.  Diagnostic testing of embedded memories using BIST , 2000, DATE '00.

[7]  A.J. van de Goor,et al.  RAM diagnostic tests , 1996, IEEE International Workshop on Memory Technology, Design and Testing,.

[8]  Cheng-Wen Wu,et al.  A Programmable BIST Core for Embedded DRAM , 1999, IEEE Des. Test Comput..

[9]  Bruce F. Cockburn,et al.  An optimal march test for locating faults in DRAMs , 1993, Records of the 1993 IEEE International Workshop on Memory Testing.

[10]  Mohammad Gharavi-Alkhansari,et al.  A fast globally optimal algorithm for template matching using low-resolution pruning , 2001, IEEE Trans. Image Process..

[11]  Maurizio Rebaudengo,et al.  A P1500 compliant BIST-based approach to embedded RAM diagnosis , 2001, Proceedings 10th Asian Test Symposium.

[12]  Yervant Zorian,et al.  Towards a standard for embedded core test: an example , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[13]  Josef Kittler,et al.  The Adaptive Hough Transform , 1987, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[14]  Yervant Zorian,et al.  Built in self repair for embedded high density SRAM , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[15]  Eric A. Nelson,et al.  Test and repair of large embedded DRAMs. 2 , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[16]  Hon Fung Li,et al.  Shapes Recognition Using the Straight Line Hough Transform: Theory and Generalization , 1992, IEEE Trans. Pattern Anal. Mach. Intell..

[17]  Cheng-Wen Wu,et al.  Error catch and analysis for semiconductor memories using March tests , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).