A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications

This paper proposes a 60 GHz quadrature PLL frequency synthesizer for the IEEE802.15.3c with wide tuning range and low phase noise. The synthesizer is constructed using a 20 GHz PLL that is coupled with a Quadrature Injection Locked Oscillator (QILO) as a frequency tripler to generate the 60 GHz signal. The 20 GHz PLL generates a signal with a phase noise that is lower than -105 dBc/Hz using tail feedback to improve the phase noise while having a 17% tuning range. The proposed 60 GHz QILO uses a combination of parallel and tail injection to enhance the locking range by improving the QILO injection efficiency at the moment of injection and has a 12% tuning range. Both the 20 GHz PLL and the QILO were fabricated as separate chips using a 65 nm CMOS process and measurement results show a phase noise that is less than -95 dBc/Hz@1 MHz at 60 GHz while consuming 80 mW from a 1.2 V supply. To the author's knowledge this phase noise is about 20 dB better than recently reported QPLLs and about 10 dB compared to differential PLLs operating at a similar frequency and at a similar offset.

[1]  Ali Hajimiri.  The future of high frequency circuit design , 2009, 2009 Proceedings of ESSCIRC.

[2]  J. Laskar,et al.  A 60-GHz push-push InGaP HBT VCO with dynamic frequency divider , 2005, IEEE Microwave and Wireless Components Letters.

[3]  Kenichi Okada,et al.  A 9.3MHz to 5.7GHz tunable LC-based VCO using a divide-by-N injection-locked frequency divider , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[4]  Takahiro Nakamura,et al.  A 59GHz push-push VCO with 13.9GHz tuning range using loop-ground transmission line for a full-band 60GHz transceiver , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Kenichi Okada,et al.  A 58–63.6GHz quadrature PLL frequency synthesizer in 65nm CMOS , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[6]  B. Razavi.  A study of injection locking and pulling in oscillators , 2004, IEEE Journal of Solid-State Circuits.

[7]  B.A. Floyd.  A 16–18.8-GHz Sub-Integer-N Frequency Synthesizer for 60-GHz Transceivers , 2008, IEEE Journal of Solid-State Circuits.

[8]  A. Niknejad.  Siliconization of 60 GHz , 2010, IEEE Microwave Magazine.

[9]  Win Chaivipas,et al.  A 58–63.6GHz quadrature PLL frequency synthesizer using dual-injection technique , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[10]  S. Gambini,et al.  A 90 nm CMOS Low-Power 60 GHz Transceiver With Integrated Baseband Circuitry , 2009, IEEE Journal of Solid-State Circuits.

[11]  Yves Rolain,et al.  A 57-to-66GHz quadrature PLL in 45nm digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[12]  J.R. Long,et al.  A 56–65 GHz Injection-Locked Frequency Tripler With Quadrature Outputs in 90-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[13]  C.S. Vaucher,et al.  An adaptive PLL tuning system architecture combining high spectral purity and fast settling time , 2000, IEEE Journal of Solid-State Circuits.

[14]  A. Abidi,et al.  The designer's guide to high-purity oscillators , 2004 .

[15]  Shen-Iuan Liu,et al.  A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[16]  Shen-Iuan Liu,et al.  A 50.8–53-GHz Clock Generator Using a Harmonic-Locked PD in 0.13- $\mu$m CMOS , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Mona Mostafa Hella,et al.  A 60 GHz CMOS combined mm-wave VCO/divider with 10-GHz tuning range , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[18]  D. Leeson.  A simple model of feedback oscillator noise spectrum , 1966 .

[19]  Toshiya Mitomo,et al.  A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[20]  John R. Long,et al.  A 56-to-65GHz Injection-Locked Frequency Tripler with Quadrature Outputs in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[21]  Win Chaivipas,et al.  A 60GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver for IEEE 802.15.3c , 2011, 2011 IEEE International Solid-State Circuits Conference.

[22]  Yanping Ding,et al.  A 50-GHz Phase-Locked Loop in 130-nm CMOS , 2006, IEEE Custom Integrated Circuits Conference 2006.

[23]  A.A. Abidi,et al.  Multi-Phase Injection Widens Lock Range of Ring-Oscillator-Based Frequency Dividers , 2008, IEEE Journal of Solid-State Circuits.

[24]  Davide Guermandi,et al.  A sliding IF receiver for mm-wave WLANs in 65nm CMOS , 2009, 2009 IEEE Custom Integrated Circuits Conference.