Power Efficient Arithmetic and Logical Unit Design on FPGA

Arithmetic Logic Unit (ALU) is one of the most crucial part of all the digital circuits that is used to perform arithmetic and logical operations. An energy and power efficient ALU is designed in this paper by employing different energy and power efficient techniques. ALU is designed on ISE project navigator of Xilinx software and power analysis is done on X Power Analyzer. Two energy efficient techniques named as Frequency scaling and Input/Output (I/O) standard scaling are employed on ALU. In the frequency scaling technique, frequency range of the design is varied from Mega Hertz (MHz) to Tera Hertz (THz) and power analysis is done to figure out the most efficient frequency in terms of power consumption. Power analysis is also done at different I/O standards of Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS) logic family to find out the most power efficient IO standard. The device is operated on ARTIX-7 FPGA technology with a channel length of 28 nano meters (nm). It has been concluded from results that maximum power is being saved at LVCMOS 33 I/O standard at a frequency of 1MHz.

[1]  Amanpreet Kaur,et al.  Energy Efficient Counter Design Using Voltage Scaling on FPGA , 2015, 2015 Fifth International Conference on Communication Systems and Network Technologies.

[2]  Anshuman Pandey.  Proposal to Encode the Sharada Script in ISO/IEC 10646 , 2009 .

[3]  Amanpreet Kaur,et al.  Energy Efficient ARABIC Unicode Reader Design on FPGA , 2017 .

[4]  Amanpreet Kaur,et al.  Capacitance Scaling Based Energy Efficient and Tera Hertz Design of Malayalam Unicode Reader on FPGA , 2015 .

[6]  B. Pandey,et al.  Pseudo open drain IO standards based energy efficient solar charge sensor design on 20nm FPGA , 2015, 2015 IEEE 11th International Conference on Power Electronics and Drive Systems.

[7]  Tanesh Kumar,et al.  Different I/O Standard and Technology Based Thermal Aware Energy Efficient Vedic Multiplier Design for Green Wireless Communication on FPGA , 2017, Wirel. Pers. Commun..

[8]  Amanpreet Kaur,et al.  Implementation of energy efficient FIR Gaussian filter on FPGA , 2017, 2017 4th International Conference on Signal Processing, Computing and Control (ISPCC).

[9]  CTHS Based Energy Efficient Thermal Aware Image ALU Design on FPGA , 2015, Wirel. Pers. Commun..

[10]  Tanesh Kumar,et al.  Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA , 2014, Wirel. Pers. Commun..

[11]  Bishwajeet Pandey,et al.  HSTL IO Standard Based Energy Efficient Multiplier Design using Nikhilam Navatashcaramam Dashatah on 28nm FPGA , 2015 .

[12]  Tanesh Kumar,et al.  Performance Evaluation of FIR Filter After Implementation on Different FPGA and SOC and Its Utilization in Communication and Network , 2017, Wirel. Pers. Commun..