Tunnel Field-Effect Transistors with Extremely Low Off-Current Using Shadowing Effect in Drain Implantation

Tunneling field-effect transistors (TFETs) were investigated. To realize the potentially low off-current characteristics of the TFETs, the offset drain structure is preferred. We have proposed an oblique drain implantation process utilizing the shadowing effect to fabricate the offset drain, and the effectiveness was studied by simulation and experiment. Extremely low off-currents of 40 fA/µm for the P-TFET and 15 fA/µm for the N-TFET have been demonstrated experimentally.

[1]  A. Amara,et al.  Tunnel field effect transistor with increased ON current, low-k spacer and high-k dielectric , 2010 .

[2]  J.C.S. Woo,et al.  The Tunnel Source (PNPN) n-MOSFET: A Novel High Performance Transistor , 2008, IEEE Transactions on Electron Devices.

[3]  Mats-Erik Pistol,et al.  InAs/GaSb heterostructure nanowires for tunnel field-effect transistors. , 2010, Nano letters.

[4]  Sneh Saurabh,et al.  Impact of Strain on Drain Current and Threshold Voltage of Nanoscale Double Gate Tunnel Field Effect Transistor: Theoretical Investigation and Analysis , 2009 .

[5]  J. Appenzeller,et al.  Band-to-band tunneling in carbon nanotube field-effect transistors. , 2004, Physical review letters.

[6]  G. S. Samudra,et al.  A new robust non-local algorithm for band-to-band tunneling simulation and its application to Tunnel-FET , 2009, 2009 International Symposium on VLSI Technology, Systems, and Applications.

[7]  Doris Schmitt-Landsiedel,et al.  Complementary tunneling transistor for low power application , 2004 .

[8]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[9]  K. Boucart,et al.  Double-Gate Tunnel FET With High-$\kappa$ Gate Dielectric , 2007, IEEE Transactions on Electron Devices.

[10]  R. Rooyackers,et al.  Performance Enhancement in Multi Gate Tunneling Field Effect Transistors by Scaling the Fin-Width , 2010 .

[11]  K. Maex,et al.  Tunnel field-effect transistor without gate-drain overlap , 2007 .

[12]  B. Sorée,et al.  Modeling the single-gate, double-gate, and gate-all-around tunnel field-effect transistor , 2010 .