Survey on Performance and Energy consumption of Fault Tolerance in Network on Chip

Network on Chip (NoC) is a communication subsystem, which has the logic for sending and receiving the data from different sources in a single IC, is adopting the technology of VLSI making it to be as compact as possible. However, the increasing probability of failures in NoC’s has been raising concern among the researchers due to large scale integration of components. In specific the issues of fault-tolerance, increase in length of global wires of NoC has to be addressed for on chip and multi core architectures. This survey presents a perspective on existing NoC Fault-tolerant algorithm and a Corresponding distributed fault analysis strategy that encourages in observing the fault status of individual NoC components and their adjacent communication links. The analysis of the Fault-tolerant Network subjected to dynamic workloads for large scale applications is also equally important. This research paper mainly emphasizes on Fault tolerant NoC strategies summarizing over thirty research papers. Full Text: PDF

[1]  B. Naresh Kumar Reddy,et al.  A Gracefully Degrading and Energy-Efficient FPGA Programming using LabVIEW , 2016 .

[2]  Mariagiovanna Sami,et al.  Fault-Tolerant Network Interfaces for Networks-on-Chip , 2014, IEEE Transactions on Dependable and Secure Computing.

[3]  Martin Radetzki,et al.  Fault Tolerant Network on Chip Switching With Graceful Performance Degradation , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Pasi Liljeberg,et al.  Multi network interface architectures for fault tolerant Network-on-Chip , 2009, 2009 International Symposium on Signals, Circuits and Systems.

[5]  Hannu Tenhunen,et al.  Energy-Aware Fault-Tolerant Network-on-Chips for Addressing Multiple Traffic Classes , 2012, 2012 15th Euromicro Conference on Digital System Design.

[6]  Bharadwaj Veeravalli,et al.  Fault-tolerant network interface for spatial division multiplexing based Network-on-Chip , 2012, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).