A single 1.5-V digital chip for a 106 synapse neural network

A digital-chip architecture for a 10(6)-synapse neural network is proposed. It runs on a 1.5-V dry cell to allow its use in portable equipment. An on-chip DRAM cell array stores synapse weights digitally to provide easy programmability and automatic refreshing. A pitch-matched interconnection and a combinational unit circuit for summing product allow a tight layout. A dynamic data transfer circuit and the 1.5-V operation of the entire chip reduce the power dissipation, but the parallel processing nonetheless provides high speed at the 1.5-V supply. Estimated power dissipation of 75 mW and a processing speed of 1.37 giga connections per second are predicted for the chip. The memory and the processing circuits can be integrated on a 15.4-mmx18.6-mm chip by using a 0.5-mum CMOS design rule. A scaled-down version of the chip that has an 8-kb DRAM cell array was fabricated, and its operation was confirmed.

[1]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[2]  D. Hammerstrom,et al.  A VLSI architecture for high-performance, low-cost, on-chip learning , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[3]  Takao Watanabe,et al.  A single 1.5-V digital chip for a 10/sup 6/-synapse neural network , 1992, [Proceedings 1992] IJCNN International Joint Conference on Neural Networks.

[4]  Ulrich Ramacher,et al.  Synapse-X: a general-purpose neurocomputer architecture , 1991, [Proceedings] 1991 IEEE International Joint Conference on Neural Networks.

[5]  R. Pinkham,et al.  An 11-million Transistor Neural Network Execution Engine , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Y. Tamura,et al.  A BiCMOS analog neural network with dynamically updated weights , 1992, 1990 37th IEEE International Conference on Solid-State Circuits.

[7]  S. Tam,et al.  An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses , 1990, International 1989 Joint Conference on Neural Networks.

[8]  Koichiro Mashiko,et al.  A 336-neuron, 28 K-synapse, self-learning neural network chip with branch-neuron-unit architecture , 1991 .

[9]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[10]  H.P. Graf,et al.  A reconfigurable CMOS neural network , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[11]  Katsunari Shibata,et al.  A self-learning neural network composed of 1152 digital neurons in wafer-scale LSIs , 1991, [Proceedings] 1991 IEEE International Joint Conference on Neural Networks.