HIGH SPEED LOW POWER MULTI{THRESHOLD VOLTAGE FLIP FLOPS

Low-Power High-Speed Flip Flops (LPHSFF) are proposed in this paper. They are based on CMOS multi-threshold voltage techniques. High threshold voltage MOSFET transistors are applied on the non-critical paths of ∞ip-∞ops in order tosuppressthestand-byleakage-current,whilelowthresholdvoltageMOSFETtransistorsareappliedonthecross-coupled criticalpathwhichinfactisthespeedbottleneckofthe∞ip-∞ip.Thishappenedinordertoincreasethespeedofoperation of the circuit and to reduce the power dissipation. The proposed technique is usable in all types of ∞ip-∞ops. Simulation results show the validity of the proposed technique to save power dissipation and to increase the speed of operation of the circuits.UsingSPICEparametersof0.25ummulti-thresholdvoltageCMOStechnology,simulationresultsfor2.1Vsupply voltageshownthat30%ofpowerdissipationisreducedasthespeedofoperationisincreasedby55%.Difierentapplications are used to demonstrate thevalidity of theproposed technique.

[1]  Christer Svensson,et al.  Trading speed for low power by choice of supply and threshold voltages , 1993 .

[2]  Shih-Wei Sun,et al.  Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[3]  James D. Meindl,et al.  Low power microelectronics: retrospect and prospect , 1995, Proc. IEEE.

[4]  Sung-Mo Kang.  Accurate simulation of power dissipation in VLSI circuits , 1986 .

[5]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[6]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[7]  J. Yamada,et al.  A 1 V multi-threshold voltage CMOS DSP with an efficient power management technique for mobile phone application , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  Robert W. Brodersen,et al.  A Portable Multimedia Terminal for Personal Communications , 1992 .

[9]  Srinivas Devadas,et al.  Sequential Logic Optimization for Low Power Using , 1998 .

[10]  Jan M. Rabaey,et al.  Low-power design of memory intensive functions , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[11]  H. Morimura,et al.  A 1-V 1-Mb SRAM for portable equipment , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[12]  Robert H. Dennard,et al.  CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.

[13]  A. Ghosh,et al.  Precomputation-based Sequential Logic Optimization For Low Power , 1994, IEEE/ACM International Conference on Computer-Aided Design.