Low-temperature CMOS-a brief preview

The advantages of operating CMOS at liquid nitrogen temperature (LN) are attributed to increased carrier mobility, reduced subthreshold swing, increased conductivity, reduced leakage, an improved device and circuit reliability such as electromigration ionic migration, and latchup. The gain in performance compared to room temperature (RT), however, begins to erode as the channel length is decreased below one micrometer, where increased lateral field causes the drift velocity to approach its scattering limited value along a large fraction of the channel. In the limit when saturation velocity is reached along the entire channel, the improvement at LN does not exceed a factor of approximately=2, after all other enhancements are considered. This gain must justify the added inconvenience and cost of operating the system at LN temperatures. As the channel length is reduced to deep submicrometer, below approximately=0.15 mu m, operating at low temperature could become a necessity rather than mere improvement over RT, because of the lack of a room-temperature process and device design point. >

[1]  R. Anderson,et al.  Carrier freezeout in silicon , 1990 .

[2]  R.C. Jaeger,et al.  Temperature dependence of latchup in CMOS circuits , 1984, IEEE Electron Device Letters.

[3]  S. Hanamura,et al.  Operation of Bulk CMOS Devices at Very Low Temperatures , 1983, 1983 Symposium on VLSI Technology. Digest of Technical Papers.

[4]  V. L. Rideout,et al.  Very small MOSFET's for low-temperature operation , 1977, IEEE Transactions on Electron Devices.

[5]  R. Keyes,et al.  The role of low temperatures in the operation of logic circuitry , 1970 .

[6]  R.J. Krane,et al.  Design of a candidate thermal control system for a cryogenically-cooled computer , 1988, InterSociety Conference on Thermal Phenomena in the Fabrication and Operation of Electronic Components. I-THERM '88.

[7]  M. Kakumu,et al.  Design optimization for deep-submicron CMOS device at low temperature operation , 1990, International Technical Digest on Electron Devices.

[8]  R. Kirschman,et al.  Cold electronics: An overview , 1984 .

[9]  G. Baccarani,et al.  Generalized scaling theory and its application to a ¼ micrometer MOSFET design , 1984, IEEE Transactions on Electron Devices.

[10]  R. L. Anderson,et al.  Low temperature electronics , 1988 .

[11]  P. Heremans,et al.  Understanding of the temperature dependence of channel hot-carrier degradation in the range 77 K to 300 K , 1989, International Technical Digest on Electron Devices Meeting.

[12]  Chung-Yu Ting,et al.  On the resistivity of TiSi2: The implication for low-temperature applications , 1987, IEEE Transactions on Electron Devices.

[13]  H.I. Smith,et al.  Observation of electron velocity overshoot in sub-100-nm-channel MOSFET's in Silicon , 1985, IEEE Electron Device Letters.

[14]  A. K. Jonscher,et al.  Semiconductors at cryogenic temperatures , 1964 .

[15]  R. Longsworth,et al.  Technology for liquid-nitrogen-cooled computers , 1987, IEEE Transactions on Electron Devices.

[16]  J.S.T. Huang,et al.  Switching characteristics of scaled CMOS circuits at 77 K , 1987, IEEE Transactions on Electron Devices.

[17]  S. Tewksbury,et al.  N-channel enhancement-mode MOSFET characteristics from 10 to 300 K , 1981, IEEE Transactions on Electron Devices.

[18]  R. L. Anderson,et al.  MOSFET's in the 0°K approximation: Static characteristics of MOSFET's in the 0°K approximation☆ , 1974 .

[19]  C. G. Rogers MOST's at cryogenic temperatures , 1968 .

[20]  R. Jaeger,et al.  Simulation of impurity freezeout through numerical solution of Poisson's equation with application to MOS device behavior , 1980, IEEE Transactions on Electron Devices.

[21]  W. Fichtner,et al.  Temperature dependence of latch-up phenomena in scaled CMOS structures , 1986, IEEE Electron Device Letters.