Current progress in modeling self-heating effects in FD SOI devices and nanowire transistors

In this paper we summarize 6 years of work on modeling self-heating effects in nano-scale devices at Arizona State University (ASU). We first describe the key features of the electro-thermal Monte Carlo device simulator (the two-dimensional and the three-dimensional version of the tool) and then we present series of representative simulation results that clearly illustrate the importance of self-heating in larger nanoscale devices made in silicon on insulator technology (SOI). Our simulation results also show that in the smallest devices considered the heat is in the contacts, not in the active channel region of the device. Therefore, integrated circuits get hotter due to larger density of devices but the device performance is only slightly degraded at the smallest device size. This is because of two factors: pronounced velocity overshoot effect and smaller thermal resistance of the buried oxide layer. Efficient removal of heat from the metal contacts is still an unsolved problem and can lead to a variety of non-desirable effects, including electromigration. We propose ways how heat can be effectively removed from the device by using silicon on diamond and silicon on AlN technologies. We also study the interplay of Coulomb interactions due to the presence of a random trap at the source end of the channel and the self-heating effects. We illustrate the influence of a positive and a negative trap on the magnitude of the on-current and the role of the potential barrier at the source end of the channel.

[1]  D. K. Ferry,et al.  3D simulation of deep-submicron devices. How impurity atoms affect conductance , 1995 .

[2]  Dragica Vasileska,et al.  The role of the source and drain contacts on self-heating effect in nanowire transistors , 2010 .

[3]  D. Vasileska,et al.  Is SOD Technology the Solution to Heating Problems in SOI Devices? , 2008, IEEE Electron Device Letters.

[4]  D. Vasileska,et al.  Monte Carlo particle-based simulations of deep-submicron n-MOSFETs with real-space treatment of electron–electron and electron–impurity interactions , 2000 .

[5]  R. Kelsall,et al.  Monte Carlo study of the electrothermal phenomenon in silicon-on-insulator and silicon-germanium-on-insulator metal-oxide field-effect transistors , 2010 .

[6]  A. Majumdar,et al.  Concurrent thermal and electrical modeling of sub‐micrometer silicon devices , 1996 .

[7]  Siegfried Selberherr,et al.  Simulation of Semiconductor Devices and Processes , 1994, Springer Vienna.

[8]  E. Pop,et al.  Localized heating effects and scaling of sub-0.18 micron CMOS devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[9]  D. Vasileska,et al.  Modeling Thermal Effects in Nanodevices , 2008 .

[10]  Ashok Raman,et al.  Simulation of nonequilibrium thermal effects in power LDMOS transistors , 2003 .

[11]  Yiying Wu,et al.  Thermal conductivity of individual silicon nanowires , 2003 .

[12]  Dragica Vasileska,et al.  3D Simulations of Ultra-small MOSFETs with Real-space Treatment of the Electron - Electron and Electron-ion Interactions , 2000, VLSI Design.

[13]  E. Pop,et al.  Impact of phonon-surface roughness scattering on thermal conductivity of thin si nanowires. , 2009, Physical review letters.

[14]  D. Vasileska,et al.  Electrothermal Studies of FD SOI Devices That Utilize a New Theoretical Model for the Temperature and Thickness Dependence of the Thermal Conductivity , 2010, IEEE Transactions on Electron Devices.

[15]  Dragica Vasileska,et al.  Modeling Thermal Effects in Fully-Depleted SOI Devices with Arbitrary Crystallographic Orientation , 2010, NMA.

[16]  E. Pop,et al.  Non-Equilibrium Phonon Distributions in Sub-100nm Silicon Transistors , 2006 .

[17]  R.H. Dennard,et al.  Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.

[18]  D. Vasileska,et al.  Narrow-width SOI devices: the role of quantum-mechanical size quantization effect and unintentional doping on the device operation , 2005, IEEE Transactions on Electron Devices.

[19]  D. K. Ferry,et al.  Electron‐electron interaction and high field transport in Si , 1985 .

[20]  Mehdi Asheghi,et al.  Phonon–boundary scattering in ultrathin single-crystal silicon layers , 2004 .

[21]  D. Vasileska,et al.  Self-Heating Effects in Nanoscale FD SOI Devices: The Role of the Substrate, Boundary Conditions at Various Interfaces, and the Dielectric Material Type for the BOX , 2009, IEEE Transactions on Electron Devices.

[22]  Modeling of FinFET: 3D MC Simulation Using FMM and Unintentional Doping Effects on Device Operation , 2004 .

[23]  E. H. Sondheimer,et al.  The mean free path of electrons in metals , 1952 .

[24]  D. Vasileska,et al.  A novel approach for introducing the electron-electron and electron-impurity interactions in particle-based simulations , 1999, IEEE Electron Device Letters.

[25]  Siegfried Selberherr,et al.  Micro materials modeling in MINIMOS-NT , 2001 .